

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 20x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf19155-e-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Name	Function	Input Type	Output Type	Description
RB3/C1IN2-/C2IN2-/IOCB3/ANB3/SEG11/SEGCFLY2	RB3	TTL/ST	CMOS/OD	General purpose I/O.
	C1IN2-	AN	_	Comparator negative input.
	C2IN2-	AN	_	Comparator negative input.
	IOCB3	TTL/ST	_	Interrupt-on-change input.
	ANB3	AN	—	ADC Channel input.
	SEG11	_	AN	LCD Analog output.
	SEGCFLY2	AN	_	LCD Drive Charge Pump Capacitor Inputs
RB4/ADCACT ⁽¹⁾ /IOCB4/ANB4/COM0	RB4	TTL/ST	CMOS/OD	General purpose I/O.
	ADCACT ⁽¹⁾	TTL/ST	—	ADC Auto-Conversion Trigger input
	IOCB4	TTL/ST	—	Interrupt-on-change input.
	ANB4	AN	—	ADC Channel input.
	COM0		AN	LCD Driver Common Outputs.
RB5/T1G ⁽¹⁾ /IOCB5/ANB5/SEG13/COM1	RB5	TTL/ST	CMOS/OD	General purpose I/O.
	T1G ⁽¹⁾		_	Timer1 Gate input.
	IOCB5	TTL/ST	_	Interrupt-on-change input.
	ANB5	AN	—	ADC Channel input.
	SEG13	-	AN	LCD Analog output.
	COM1	-	AN	LCD Driver Common Outputs.
RB6/CK2 ⁽³⁾ /TX2 ⁽¹⁾ /CLCIN2 ⁽¹⁾ /IOCB6/ANB6/SEG14/	RB6	TTL/ST	CMOS/OD	General purpose I/O.
ICSPCLK	CK2 ⁽³⁾		_	EUSART synchronous clock out
	TX2 ⁽¹⁾	_	—	EUSART asynchronous TX data out
	CLCIN2 ⁽¹⁾	_	_	Configurable Logic Cell source input.
	IOCB6	TTL/ST	_	Interrupt-on-change input.
	ANB6	AN	_	ADC Channel input.
	SEG14	_	AN	LCD Analog output.
	ICSPCLK	ST	_	In-Circuit Serial Programming™ and debugging clock input.
RB7/DK2 ⁽³⁾ /RX2 ⁽¹⁾ /CLCIN3 ⁽¹⁾ /IOCB7/ANB7/SEG15/	RB7	TTL/ST	CMOS/OD	General purpose I/O.
DAC1OUT2/ICSPDAT	DK2 ⁽³⁾	_	_	EUSART synchronous data output
	RX2 ⁽¹⁾	_	_	EUSART receive input.
	CLCIN3 ⁽¹⁾	_	—	Configurable Logic Cell source input.
	IOCB7	TTL/ST	_	Interrupt-on-change input.
	ANB7	_	AN	ADC Channel input.
	SEG15	_	AN	LCD Analog output.
	DAC1OUT2	_	AN	Digital-to-Analog Converter output.
	ICSPDAT	TTL/ST	TTL/ST	In-Circuit Serial Programming™ and debugging data input/output.

TABLE 1-3: PIC16(L)F19175/76 PINOUT DESCRIPTION (CONTINUED)

Legend: AN = Analog input or output TTL = TTL compatible input' HV = High Voltage

patible input' ST = Schm

CMOS = CMOS compatible input or output OD = Open-Drain I^2C = Schmitt Trigger input with CMOS levels I^2C = Schmitt Trigger input with I^2C

XTAL = Crystal levels


Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 14-2 for details on which PORT pins may be used for this signal.

2: All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 14-3.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

4: These pins are configured for I²C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I²C specific or SMBus input buffer thresholds.

PIC16(L)F19155/56/75/76/85/86



U-0	U-0	U-0	U-0	U-0	U-0	R/W/HC-1/u	R/W/HC-q/u		
—	—	_	_	—	—	MEMV	VBATBOR		
bit 7					·		bit 0		
Legend:									
HC = Bit is cleare	ed by hardwa	re		HS = Bit is se	et by hardware				
R = Readable bit W = Writable bit U = Unimplemented				mented bit, read	as '0'				
u = Bit is unchan	ged	x = Bit is unkn	iown	-m/n = Value at POR and BOR/Value at all other Re					
'1' = Bit is set		'0' = Bit is clea	ared	q = Value depends on condition					

REGISTER 8-3: PCON1: POWER CONTROL REGISTER 1

bit 7-2	Unimplemented: Read as '0'.
bit 1	MEMV: Memory Violation Flag bit
	1 = No Memory Violation Reset occurred or set to '1' by firmware
bit 0	 0 = A Memory Violation Reset occurred (set '0' in hardware when a Memory Violation occurs) VBATBOR: VBAT Brown-Out Reset Status Bit
bit o	1 = No VBAT Brown-out Reset occurred.
	0 = A VBAT Brown-out Reset occurred.

8.17 VBAT System

The VBAT subsystem allows the RTCC and SOSC to run from a battery connected to the VBAT pin in the event of a VDD failure. Typically, the battery is a 3V coin cell, however the system is designed to operate over the entire VDD voltage range. If VDD is greater than VBAT, the RTCC and SOSC will be powered by VDD. If VDD is less than VBAT, the RTCC and SOSC will switch over to VBAT. See Table 4-5 and Table 4-8 for more information on the VBAT registers.

Note:	It should be noted that in this second scenario, VDD may still be in the valid operating range, but anytime the VDD drops below VBAT, the RTCC and SOSC
	will switch over to VBAT. This means that in a system with a 3V battery and a 2.8V VDD, the RTCC and SOSC will run off VBAT even when VDD is present.

8.17.1 VBAT GPR SEMAPHORE REGISTERS

The VBAT voltage domain offers the user four registers: VB0GPR, VB1GPR, VB3GPR and VB4GPR. These registers can be used by firmware to write any information that needs to survive a VDD failure. As long as either VDD or VBAT is valid, these registers will hold the last value written.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	
bit 7		•					bit 0	
Legend:								
R = Readable	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
IX - IXcadabic	bit	W Windbie		e enimpien		40 0		

REGISTER 14-13: WPUB: WEAK PULL-UP PORTB REGISTER

'0' = Bit is cleared

bit 7-0 WPUB<7:0>: Weak Pull-up Register bits⁽¹⁾

1 = Pull-up enabled

'1' = Bit is set

0 = Pull-up disabled

Note 1: The weak pull-up device is automatically disabled if the pin is configured as an output.

REGISTER 14-14: ODCONB: PORTB OPEN-DRAIN CONTROL REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ODCB7 | ODCB6 | ODCB5 | ODCB4 | ODCB3 | ODCB2 | ODCB1 | ODCB0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **ODCB<7:0>:** PORTB Open-Drain Enable bits

For RB<7:0> pins, respectively

1 = Port pin operates as open-drain drive (sink current only)

0 = Port pin operates as standard push-pull drive (source and sink current)

14.7 Register Definitions: PORTC

REGISTER 14-18: PORTC: PORTC REGISTER

R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
RC7	RC6	—	RC4	RC3	RC2	RC1	RC0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	RC<7:6>: PORTC General Purpose I/O Pin bits ⁽¹⁾ 1 = Port pin is ≥ VIH 0 = Port pin is ≤ VIL
bit 5	Unimplemented: Read as '0'.
bit 4-0	RC<4:0>: PORTC General Purpose I/O Pin bits ⁽¹⁾ 1 = Port pin is ≥ VIH 0 = Port pin is ≤ VIL

Note 1: Writes to PORTC are actually written to corresponding LATC register. Reads from PORTC register is return of actual I/O pin values.

REGISTER 14-19: TRISC: PORTC TRI-STATE REGISTER

R/W-1/1	R/W-1/1	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
TRISC7	TRISC6	—	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	TRISC<7:6>: PORTC Tri-State Control bits
	1 = PORTC pin configured as an input (tri-stated)
	0 = PORTC pin configured as an output
bit 5	Unimplemented: Read as '0'.
bit 4-0	TRISC<4:0>: PORTC Tri-State Control bits
	1 = PORTC pin configured as an input (tri-stated)
	0 = PORTC pin configured as an output

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
PORTE	RE7	RE6	RE5	RE4	RE3	_	RE1	RE0	248
TRISE	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	—	TRISE1	TRISE0	248
LATE	LATE7	LATE6	LATE5	LATE4	LATE3	—	LATE1	LATE0	249
ANSELE	ANSE7	ANSE6	ANSE5	ANSE4	ANSE3	—	ANSE1	ANSE0	249
WPUE	WPUE7	WPUE6	WPUE5	WPUE4	WPUE3	—	WPUE1	WPUE0	250
ODCONE	ODCE7	ODCE6	ODCE5	ODCE4	ODCE3	—	ODCE1	ODCE0	250
SLRCONE	SLRE7	SLRE6	SLRE5	SLRE4	SLRE3	—	SLRE1	SLRE0	251
INLVLE	INLVLE7	INLVLE6	INLVLE5	INLVLE4	INLVLE3	_	INLVLE1	INLVLE0	251

TABLE 14-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Legend: x = unknown, u = unchanged, – = unimplemented locations read as '0'. Shaded cells are not used by PORTE.

TABLE 17-1: SUMMART OF REGISTERS ASSOCIATED WITH INTERROFT-ON-CHANGE								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
GIE	PEIE	_	_	—	—	—	INTEDG	164
—	_	TMR0IE	IOCIE	—		_	INTE	165
IOCAP7	IOCAP6	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	277
IOCAN7	IOCAN6	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	277
IOCAF7	IOCAF6	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	277
IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	278
IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	278
IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	278
IOCCP7	IOCCP6	_	IOCCP4	IOCCP3	IOCCP2	IOCCP1	IOCCP0	279
IOCCN7	IOCCN6	_	IOCCN4	IOCCN3	IOCCN2	IOCCN1	IOCCN0	279
IOCCF7	IOCCF6	_	IOCCF4	IOCCF3	IOCCF2	IOCCF1	IOCCF0	280
—	_	—	—	IOCEP3 ⁽¹⁾	_	—	—	280
—	_	—	—	IOCEN3 ⁽¹⁾	_	—	—	281
—	_	—	—	IOCEF3 ⁽¹⁾	_	_	—	281
	Bit 7 GIE IOCAP7 IOCAN7 IOCAF7 IOCBP7 IOCBN7 IOCBF7 IOCCP7 IOCCN7	Bit 7 Bit 6 GIE PEIE — — IOCAP7 IOCAP6 IOCAP7 IOCAP6 IOCAF7 IOCAF6 IOCAF7 IOCAF6 IOCBP7 IOCBF6 IOCBF7 IOCBF6 IOCBF7 IOCBF6 IOCCF7 IOCCF6 IOCCP7 IOCCF6 IOCCN7 IOCCN6	Bit 7 Bit 6 Bit 5 GIE PEIE — — — TMR0IE IOCAP7 IOCAP6 IOCAP5 IOCAN7 IOCAP6 IOCAP5 IOCAF7 IOCAF6 IOCAF5 IOCAF7 IOCAF6 IOCAF5 IOCBP7 IOCBF6 IOCBF5 IOCBF7 IOCBF6 IOCBF5 IOCCP7 IOCCP6 — IOCCN7 IOCCN6 —	Bit 7 Bit 6 Bit 5 Bit 4 GIE PEIE — — — — TMR0IE IOCIE IOCAP7 IOCAP6 IOCAP5 IOCAP4 IOCAN7 IOCAF6 IOCAF5 IOCAP4 IOCAF7 IOCAF6 IOCAF5 IOCAP4 IOCAF7 IOCAF6 IOCAF5 IOCAF4 IOCBF7 IOCBF6 IOCBF5 IOCBF4 IOCBF7 IOCBF6 IOCBF5 IOCBF4 IOCCF7 IOCCP6 — IOCCP4 IOCCN7 IOCCN6 — IOCCN4	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 GIE PEIE — — — — — TMR0IE IOCIE — IOCAP7 IOCAP6 IOCAP5 IOCAP4 IOCAP3 IOCBP7 IOCAP6 IOCBP5 IOCBP4 IOCBP3 IOCBP7 IOCBP6 IOCBP5 IOCBF4 IOCBP3 IOCCP7 IOCCP6 — IOCCP4 IOCCP3 IOCCP7 IOCCP6 — IOCCP4 IOCCP3 IOCCP7 IOCCP6 — IOCCP4 IOCCP3 IOCCP7 IOCCP6 — IOCCP4 IOCCP3 <td< td=""><td>Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 GIE PEIE — — — — — — TMR0IE IOCIE — — IOCAP7 IOCAP6 IOCAP5 IOCAP4 IOCAP3 IOCAP2 IOCAF7 IOCAF6 IOCAF5 IOCAF4 IOCAF3 IOCAF2 IOCBP7 IOCBF6 IOCBF5 IOCBF4 IOCBP3 IOCEP3 IOCCP7 IOCCF6 — IOCCP4 IOCCP3 IOCCP2 IOCCF7 IOCCF6 — IOCCF4 IOCCP3 IOCCF2 IOCCF7 IOCCF6 — — IOCEP3⁽¹⁾ — <td>Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 GIE PEIE — — — — — — — — — TMROIE IOCIE — — — — IOCAP7 IOCAP6 IOCAP5 IOCAP4 IOCAP3 IOCAP2 IOCAP1 IOCAP7 IOCAP6 IOCAP5 IOCAP4 IOCBN3 IOCBP2 IOCBP1 IOCBP7 IOCBP6 IOCBP5 IOCBP4 IOCBN3 IOCBP2 IOCEP1 IOCCP7 IOCCP6 — IOCCP4 IOCCP3 IOCCP2 IOCCP1 <td>Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 GIE PEIE — — — — — — INTEDG — — TMR0IE IOCIE — — — INTEDG IOCAP7 IOCAP6 IOCAP5 IOCAP4 IOCAP3 IOCAP2 IOCAP1 IOCAP0 IOCAN7 IOCAP6 IOCAP5 IOCAP4 IOCAP3 IOCAP2 IOCAP1 IOCAP0 IOCAN7 IOCAP6 IOCAP5 IOCAP4 IOCAP3 IOCAP2 IOCAP1 IOCAP0 IOCAN7 IOCAF6 IOCAP5 IOCAP4 IOCAN3 IOCAP2 IOCAP1 IOCAP0 IOCAF7 IOCAF6 IOCAF5 IOCAF4 IOCBN3 IOCBP2 IOCBP1 IOCBP0 IOCBP7 IOCBF6 IOCBN5 IOCBP4 IOCBN3 IOCBP2 IOCBP1 IOCBP0 IOCCP7 IOCBF6 IOCBF5 IOCCP4 IOCCP3 IOCCP1 IOCCN1 I</td></td></td></td<>	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 GIE PEIE — — — — — — TMR0IE IOCIE — — IOCAP7 IOCAP6 IOCAP5 IOCAP4 IOCAP3 IOCAP2 IOCAF7 IOCAF6 IOCAF5 IOCAF4 IOCAF3 IOCAF2 IOCBP7 IOCBF6 IOCBF5 IOCBF4 IOCBP3 IOCEP3 IOCCP7 IOCCF6 — IOCCP4 IOCCP3 IOCCP2 IOCCF7 IOCCF6 — IOCCF4 IOCCP3 IOCCF2 IOCCF7 IOCCF6 — — IOCEP3 ⁽¹⁾ — <td>Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 GIE PEIE — — — — — — — — — TMROIE IOCIE — — — — IOCAP7 IOCAP6 IOCAP5 IOCAP4 IOCAP3 IOCAP2 IOCAP1 IOCAP7 IOCAP6 IOCAP5 IOCAP4 IOCBN3 IOCBP2 IOCBP1 IOCBP7 IOCBP6 IOCBP5 IOCBP4 IOCBN3 IOCBP2 IOCEP1 IOCCP7 IOCCP6 — IOCCP4 IOCCP3 IOCCP2 IOCCP1 <td>Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 GIE PEIE — — — — — — INTEDG — — TMR0IE IOCIE — — — INTEDG IOCAP7 IOCAP6 IOCAP5 IOCAP4 IOCAP3 IOCAP2 IOCAP1 IOCAP0 IOCAN7 IOCAP6 IOCAP5 IOCAP4 IOCAP3 IOCAP2 IOCAP1 IOCAP0 IOCAN7 IOCAP6 IOCAP5 IOCAP4 IOCAP3 IOCAP2 IOCAP1 IOCAP0 IOCAN7 IOCAF6 IOCAP5 IOCAP4 IOCAN3 IOCAP2 IOCAP1 IOCAP0 IOCAF7 IOCAF6 IOCAF5 IOCAF4 IOCBN3 IOCBP2 IOCBP1 IOCBP0 IOCBP7 IOCBF6 IOCBN5 IOCBP4 IOCBN3 IOCBP2 IOCBP1 IOCBP0 IOCCP7 IOCBF6 IOCBF5 IOCCP4 IOCCP3 IOCCP1 IOCCN1 I</td></td>	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 GIE PEIE — — — — — — — — — TMROIE IOCIE — — — — IOCAP7 IOCAP6 IOCAP5 IOCAP4 IOCAP3 IOCAP2 IOCAP1 IOCAP7 IOCAP6 IOCAP5 IOCAP4 IOCBN3 IOCBP2 IOCBP1 IOCBP7 IOCBP6 IOCBP5 IOCBP4 IOCBN3 IOCBP2 IOCEP1 IOCCP7 IOCCP6 — IOCCP4 IOCCP3 IOCCP2 IOCCP1 <td>Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 GIE PEIE — — — — — — INTEDG — — TMR0IE IOCIE — — — INTEDG IOCAP7 IOCAP6 IOCAP5 IOCAP4 IOCAP3 IOCAP2 IOCAP1 IOCAP0 IOCAN7 IOCAP6 IOCAP5 IOCAP4 IOCAP3 IOCAP2 IOCAP1 IOCAP0 IOCAN7 IOCAP6 IOCAP5 IOCAP4 IOCAP3 IOCAP2 IOCAP1 IOCAP0 IOCAN7 IOCAF6 IOCAP5 IOCAP4 IOCAN3 IOCAP2 IOCAP1 IOCAP0 IOCAF7 IOCAF6 IOCAF5 IOCAF4 IOCBN3 IOCBP2 IOCBP1 IOCBP0 IOCBP7 IOCBF6 IOCBN5 IOCBP4 IOCBN3 IOCBP2 IOCBP1 IOCBP0 IOCCP7 IOCBF6 IOCBF5 IOCCP4 IOCCP3 IOCCP1 IOCCN1 I</td>	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 GIE PEIE — — — — — — INTEDG — — TMR0IE IOCIE — — — INTEDG IOCAP7 IOCAP6 IOCAP5 IOCAP4 IOCAP3 IOCAP2 IOCAP1 IOCAP0 IOCAN7 IOCAP6 IOCAP5 IOCAP4 IOCAP3 IOCAP2 IOCAP1 IOCAP0 IOCAN7 IOCAP6 IOCAP5 IOCAP4 IOCAP3 IOCAP2 IOCAP1 IOCAP0 IOCAN7 IOCAF6 IOCAP5 IOCAP4 IOCAN3 IOCAP2 IOCAP1 IOCAP0 IOCAF7 IOCAF6 IOCAF5 IOCAF4 IOCBN3 IOCBP2 IOCBP1 IOCBP0 IOCBP7 IOCBF6 IOCBN5 IOCBP4 IOCBN3 IOCBP2 IOCBP1 IOCBP0 IOCCP7 IOCBF6 IOCBF5 IOCCP4 IOCCP3 IOCCP1 IOCCN1 I

TABLE 17-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPT-ON-CH/	NGE
---	-----

Note 1: — = unimplemented location, read as '0'. Shaded cells are not used by interrupt-on-change.

2: If MCLRE = 1 or LVP = 1, RE3 port functionality is disabled and IOC on RE3 is not available.

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
	_	_			ACT<4:0>		
oit 7							bit
Legend:							
R = Readable bit		W = Writable I	oit	U = Unimpleme	ented bit, read as	·'O'	
u = Bit is unchanged		x = Bit is unkn	own	-n/n = Value at	POR and BOR/V	alue at all other	Resets
'1' = Bit is set		'0' = Bit is clea	ared				
	-						
bit 7-5	Unimpleme	nted: Read as '0'					
bit 4-0	ACT<4:0>: /	Auto-Conversion T	rigger Select Bits	5			
		tware write to ADI					
	11110 = Res	served, do not use	9				
	11101 = Sof	tware read of ADF	RESH				
	11100 = Sof	tware read of ADE	ERRH				
	11011 = CL	C4 out					
	11010 = CL	C3 out					
	11001 = CL	C2 out					
	11000 = CL	C1 out					
	10111 = Lo g	gical OR of all Inte	rrupt-on-change	Interrupt Flags			
	10110 = CM	IP2_out					
	10101 = CM						
		served, do not use					
		served, do not use					
		served, do not use					
		served, do not use					
		served, do not use	;				
	01111 = PW 01110 = PW						
		served, do not use	`				
		served, do not use					
	01011 = CC	,	•				
	01010 = CC						
	01001 = SM	- 00					
	01000 = RT	- 00					
	00111 = Re s	served, do not use	9				
	00110 = TM	R4_postscaled					
	00101 = Re s	served, do not use	9				
		R2_postscaled					
		R1_overflow					
		R0_overflow					
		selected by ADC.					
	00000 = Ext	ornal Iriggor Diag	nind				

REGISTER 19-35: ADACT: ADC AUTO-CONVERSION TRIGGER CONTROL REGISTER

27.5.2 HARDWARE GATE MODE

The Hardware Gate modes operate the same as the Software Gate mode except the TMRx_ers external signal gates the timer. When used with the CCP the gating extends the PWM period. If the timer is stopped when the PWM output is high then the duty cycle is also extended.

When MODE<4:0> = 00001 then the timer is stopped when the external signal is high. When MODE<4:0> = 00010 then the timer is stopped when the external signal is low.

Figure 27-5 illustrates the Hardware Gating mode for MODE<4:0> = 00001 in which a high input level starts the counter.

FIGURE 27-5:	HARDWARE GATE MODE TIMING DIAGRAM ((MODE = 00001)	

	Rev. 10.001988 500/2014	
MODE	0b00001	
TMRx_clk		
TMRx_ers_		
PRx	5	
TMRx	$0 \qquad \begin{pmatrix} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 1 \\ 2 \\ 3 \\ 1 \\ 1 \\ 2 \\ 1 \\ 1 \\ 1 \\ 2 \\ 1 \\ 1 \\ 1$	
TMRx_postscaled_		
PWM Duty Cycle PWM Output	3	

31.0 COMPLEMENTARY WAVEFORM GENERATOR (CWG) MODULE

The Complementary Waveform Generator (CWG) produces half-bridge, full-bridge, and steering of PWM waveforms. It is backwards compatible with previous ECCP functions.

The CWG has the following features:

- · Six Operating modes:
 - Synchronous Steering mode
 - Asynchronous Steering mode
 - Full-Bridge mode, Forward
 - Full-Bridge mode, Reverse
 - Half-Bridge mode
 - Push-Pull mode
- Output Polarity Control
- Output Steering:
 - Synchronized to rising event
 - Immediate effect
- Independent 6-Bit Rising and Falling Event Dead-Band Timers:
 - Clocked dead band
 - Independent rising and falling dead-band enables
- Auto-Shutdown Control with:
 - Selectable shutdown sources
 - Auto-restart enable
 - Auto-shutdown pin override control

The CWG modules available are shown in Table 31-1.

TABLE 31-1: AVAILABLE CWG MODULES

Device	CWG1
PIC16(L)F19155/56/75/76/85/86	•

31.1 Fundamental Operation

The CWG module can operate in six different modes, as specified by MODE of the CWG1CON0 register:

- Half-Bridge mode (Figure 31-9)
- Push-Pull mode (Figure 31-2)
 - Full-Bridge mode, Forward (Figure 31-3)
 - Full-Bridge mode, Reverse (Figure 31-3)
- Steering mode (Figure 31-10)
- Synchronous Steering mode (Figure 31-11)

It may be necessary to guard against the possibility of circuit faults or a feedback event arriving too late or not at all. In this case, the active drive must be terminated before the Fault condition causes damage. Thus, all output modes support auto-shutdown, which is covered in **Section 31.10 "Auto-Shutdown"**.

31.1.1 HALF-BRIDGE MODE

In Half-Bridge mode, two output signals are generated as true and inverted versions of the input as illustrated in Figure 31-9. A non-overlap (dead-band) time is inserted between the two outputs as described in **Section 31.5 "Dead-Band Control"**.

The unused outputs CWG1C and CWG1D drive similar signals, with polarity independently controlled by the POLC and POLD bits of the CWG1CON1 register, respectively.

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—			DBR	<5:0>		
bit 7		-					bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkr	x = Bit is unknown -n/n = Value at POR and BOR/Value at all other			ther Resets	
'1' = Bit is set		'0' = Bit is clea	'0' = Bit is cleared q = Value depends on condition				

REGISTER 31-3: CWG1DBR: CWG1 RISING DEAD-BAND COUNTER REGISTER

bit 7-6 Unimplemented: Read as '0'

bit 5-0 DBR<5:0>: Rising Event Dead-Band Value for Counter bits


REGISTER 31-4: CWG1DBF: CWG1 FALLING DEAD-BAND COUNTER REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—				DBF	<5:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-6 Unimplemented: Read as '0'

bit 5-0 DBF<5:0>: Falling Event Dead-Band Value for Counter bits



PIC16(L)F19155/56/75/76/85/86


35.5.2 AUTOMATIC POWER MODE SWITCHING

Each segment within an LCD display is perceived electrically like a small capacitor. Due to this fact, power is mainly consumed during the transition periods when voltage is being supplied to the segments. So in order to manage total current consumption, the LCD reference ladder can be used in different power modes during these transition periods. Control of the LCD reference ladder is done through the LCDRL register (see Register 35-7).

The automatic power switching using Type-A/Type-B, can optimize the power consumption for a given contrast. As shown in Figure 35-3, Power Mode A is active for a programmable time, beginning when the LCD segment waveform is transitioning. The LRLAT<2:0> bits (LCDRL<2:0>) select how long Mode A is active. Power mode B is active for the remaining time before the segments or commons change again.

As shown in Figure 35-3, there are 32 counts in a single segment time. Type-A is used when the wave form is in transition. Type-B can be used when the segment voltage is stable or not in transition.






35.7.3 LCD VOLTAGE SUPPLIED FROM EXTERNAL RESISTOR LADDER

In this mode, the LCD charge pump is completely disabled. The LCD bias levels are tied to VDD and are generated using an external divider. The difference is that the internal voltage reference is also disabled and the bottom of the ladder is tied to ground (VSS); see Figure 35-6. The value of the resistors, and the difference between VSS and VDD, determine the contrast range; no software adjustment is possible. This configuration is also used where the LCD's current requirements exceed the capacity of the charge pump and the high power (HP) internal resistor ladder and the software contrast control is not needed.

Depending on the bias type required, resistors are connected between some or all of the pins. A potentiometer can also be connected between VLCD3 and VDD to allow for hardware controlled contrast adjustment.

FIGURE 35-6: CONNECTIONS FOR LCD VOLTAGE SUPPLIED FROM EXTERNAL LADDER, STATIC, 1/2 AND 1/3 BIAS MODES (LCDVSRC<3:0> = 1000)



4: In Static mode, this pin can be used a GPIO.

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SE(n) |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

REGISTER 35-3: LCDSEx: LCD SEGMENT x ENABLE REGISTER

Legend:				
R = Readable bit	W = Writable bit	= Writable bit U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-0 **SE(n+7):SE(n)** Segment Enable bits

<u>For LCDSE0: n = 0-7</u>
<u>For LCDSE1: n = 8-15</u>
For LCDSE2: n = 16-23
<u>For LCDSE3: n = 24-31</u>
<u>For LCDSE4: n = 32-39</u>
For LCDSE5: n = 40-47
1 = Segment function of the pin

1 = Segment function of the pin is enabled, digital I/O is disabled 0 = Segment function of the pin is disabled, digital I/O is enabled

REGISTER 35-4: LCDDATAX: LCD DATA x REGISTER

| R/W-x |
|----------|----------|----------|----------|----------|----------|----------|----------|
| SEGxCOMy |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 SEGxCOMy: Pixel On bits

1 = Pixel on

0 = Pixel off

© 2017 Microchip Technology Inc.


PIC16(L)F19155/56/75/76/85/86

TRIS	Load TRIS Register with W
Syntax:	[label] TRIS f
Operands:	$5 \leq f \leq 7$
Operation:	(W) \rightarrow TRIS register 'f'
Status Affected:	None
Description:	Move data from W register to TRIS register. When 'f' = 5, TRISA is loaded. When 'f' = 6, TRISB is loaded. When 'f' = 7, TRISC is loaded.

XORLW	Exclusive OR literal with W			
Syntax:	[<i>label</i>] XORLW k			
Operands:	$0 \leq k \leq 255$			
Operation:	(W) .XOR. $k \rightarrow (W)$			
Status Affected:	Z			
Description:	The contents of the W register are XOR'ed with the 8-bit literal 'k'. The result is placed in the W register.			


XORWF	Exclusive OR W with f			
Syntax:	[label] XORWF f,d			
Operands:	$0 \le f \le 127$ $d \in [0,1]$			
Operation:	(W) .XOR. (f) \rightarrow (destination)			
Status Affected:	Z			
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.			

42.1 Package Marking Information (Continued)



28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N		s	
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N	28			
Pitch	е	0.40 BSC			
Overall Height	А	0.45	0.50	0.55	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.127 REF			
Overall Width	Е	4.00 BSC			
Exposed Pad Width	E2	2.55	2.65	2.75	
Overall Length	D		4.00 BSC		
Exposed Pad Length	D2	2.55	2.65	2.75	
Contact Width	b	0.15	0.20	0.25	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-152A Sheet 2 of 2

48-Lead Thin Quad Flatpack (PT) - 7x7x1.0 mm Body [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX	
Contact Pitch E		0.50 BSC			
Contact Pad Spacing	C1		8.40		
Contact Pad Spacing	C2		8.40		
Contact Pad Width (X48)	X1			0.30	
Contact Pad Length (X48)	Y1			1.50	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2300-PT Rev A

Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

Fax: 852-2401-3431

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-3326-8000 Fax: 86-21-3326-8021

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

France - Saint Cloud Tel: 33-1-30-60-70-00

Germany - Garching Tel: 49-8931-9700 **Germany - Haan** Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-67-3636

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7289-7561

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820