

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 20x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf19155-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




TABLE 5: 48-PIN ALLOCATION TABLE (PIC16(L)F19185/86) (CONTINUED)

																1			
Basic	SOSCO	SOSCI	_	—	—	—	_	_	_	_	—	_	_	_	_	_	—	_	MCLR
dn-Iluq	Y	Y	Y	Y	Y	Y	Y	Υ	Υ	Y	Y	Υ	Υ	Υ	Υ	Υ	Y	Y	Υ
High Current	_	_	_	_	_	—	_	_	_	_	—	_	—	_	_	_	_	—	_
Interrupt-on-Change	IOCC0	IOCC1	IOCC2	IOCC3	IOCC4	IOCC6	IOCC7	_	_	_	—	_	—	_		_	—	—	IOCE3
ГСD		_	COM2 SEG18	SEG19	SEG20	SEG22 VLCD2	SEG23 VLCD1	SEG24	SEG25	COM5 SEG26	COM4 SEG27	SEG28	SEG29	SEG30	SEG31	SEG32	COM6 SEG33	COM7 SEG34	
RTCC	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	—	_
CLC	_	_	_	—	—	—	-	_	_	_	—	—	_	_		_	—	—	_
EUSART	_	—	_	—	_	TX1 ⁽¹⁾ CK1 ⁽¹⁾	RX1 ⁽¹⁾ DT1 ⁽¹⁾	_	_	—	_	—	_	_	_	—	_	—	_
dssm		_	_	SCK ⁽¹⁾ SCL ^(1,3,4)	SDI ⁽¹⁾ SDA ^(1,3,4)		_	_	_	_	_	_	_	_	_	_	_	_	_
CWG	_	_	_	_	_	_	-	_	_	_	—	—	_	_	_	—	—	_	_
MWG	_	_	_	_	-		_	_	_	_	-	_	_		-				_
ССР	_	CCP2 ⁽¹⁾	CCP1 ⁽¹⁾	_	_	_	_	_	_	_	—	—	_	_	_	_	—	_	_
Timers/SMT	T1CKI ⁽¹⁾ SMTWIN1 ⁽¹⁾	SMTSIG1 ⁽¹⁾ T4IN ⁽¹⁾	_	T2IN ⁽¹⁾	—	_	—	_	—	—	—	—	_	_	_	_	_	_	_
DAC	_	_	_	-			_	_	_	_		—	_		_	_	_	_	_
Zero-Cross Detect	_	_	_	—	—	—	_	_	—	—	—	—	—	—	—	—	—	_	_
Comparator	_	_	_	-			_	_	_	-		—	_		_			_	_
Reference	_	_	_	_	_	_		—	_	_	_	—	_	—	—	_	_	—	—
ADC	_	_	ANC2	ANC3	ANC4	ANC6	ANC7	AND0	AND1	AND2	AND3	AND4	AND5	AND6	AND7	ANE0	ANE1	ANE2	_
48-Pin TQFP/QFN	34	35	40	41	46	48	1	42	43	44	45	2	3	4	5	27	28	29	20
I/O ⁽²⁾	RC0	RC1	RC2	RC3	RC4	RC6	RC7	RD0	RD1	RD2	RD3	RD4	RD5	RD6	RD7	RE0	RE1	RE2	RE3

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.

2: All digital output signals shown in this row are PPS remappable. These signals may be mapped to output onto one or more PORTx pin options.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

4: These pins are configured for I²C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by INLCVL register, instead of the I²C specific or SMBUS input buffer thresholds.

5: These are alternative I^2C logic levels pins.

6: In I²C logic levels configuration, these pins can operate as either SCL and SDA pins.

TABLE 5: 48-PIN ALLOCATION TABLE (PIC16(L)F19185/86) (CONTINUED)

I/O ⁽²⁾	48-Pin TQFP/QFN	ADC	Reference	Comparator	Zero-Cross Detect	DAC	Timers/SMT	ССР	MWA	cwe	MSSP	EUSART	CLC	RTCC	ГСD	Interrupt-on-Change	High Current	Pull-up	Basic
RF0	36	ANF0	—	—	—	_	_		—	_	-	_	_	—	SEG40	_	_	Υ	—
RF1	37	ANF1	—	_		_	-	_	_	_	—	_	_	—	SEG41		_	Υ	_
RF2	38	ANF2	_	_	-	_	-	_	_	-	—	_	_	-	SEG42		_	Υ	_
RF3	39	ANF3	—	_		_	-	_	_	_	—	_	_	—	SEG43		_	Υ	_
RF4	12	ANF4	_	_	-	_	-	_	_	-	—	_	_	-	SEG44		_	Υ	_
RF5	13	ANF5	—	_		_	-	_	_	_	—	_	_	—	SEG45		_	Υ	_
RF6	14	ANF6	_	_	-	_	-	_	_	-	—	_	_	-	SEG46		_	Υ	_
RF7	15	ANF7		—	_	—	_		—	_			—	-	SEG47	_		Υ	—
VLCD3	47			_	_	—	_		_	_		-	_	-	VLCD3	_		Υ	—
VDD	7 30	_	-	—	—	_	_	_	_	—	_	_	—	_	_	_	_	Y	Vdd
Vss	6 31	_		—	—	—	—		—	—	_		—	-	—	—		Y	Vss
OUT ⁽²⁾	_	ADGRDA ADGRDB		C1OUT C2OUT	_	_	TMR0	CCP1 CCP2	PWM3 PWM4	CWG1A CWG1B CWG1C CWG1D	SDO SCK SCL SDA	TX1 DT1 CK1 TX2 DT2 CK2	CLC1OUT	RTCC	_	_	_	_	_

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.

2: All digital output signals shown in this row are PPS remappable. These signals may be mapped to output onto one or more PORTx pin options.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

4: These pins are configured for I²C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by INLCVL register, instead of the I²C specific or SMBUS input buffer thresholds.

5: These are alternative I²C logic levels pins.

6: In I²C logic levels configuration, these pins can operate as either SCL and SDA pins.

Name	Function	Input Types	Output Types	Description
RB3/C1IN2-/C2IN2-/IOCB3/ANB3/SEG11/SEGCFLY2	RB3	TTL/ST	CMOS/OD	General purpose I/O.
	C1IN2-	AN	_	Comparator negative input.
	C2IN2-	AN	_	Comparator negative input.
	IOCB3	TTL/ST	_	Interrupt-on-change input.
	ANB3	AN	AN LCD Analog output — LCD Drive Charge CMOS/OD General purpose I — ADC Auto-Conver — ADC Auto-Conver — ADC Channel input AN LCD Driver Comm CMOS/OD General purpose I — ADC Channel input AN LCD Driver Comm CMOS/OD General purpose I — Timer1 Gate input — ADC Channel input — ADC Channel input AN LCD Driver Comm AN LCD Driver Comm AN LCD Driver Comm AN LCD Driver Comm CMOS/OD General purpose I — EUSART synchro — EUSART asynchro — Interrupt-on-chang — ADC Channel input AN LCD Analog output — Interrupt-on-chang — ADC Channel input AN LCD Analog output — EUSART synchro — EUSART synchro —	ADC Channel input.
	SEG11	_	AN	LCD Analog output.
	SEGCFLY2	AN	—	LCD Drive Charge Pump Capacitor Inputs
RB4/ADCACT ⁽¹⁾ /IOCB4/ANB4/COM0	RB4	TTL/ST	CMOS/OD	General purpose I/O.
	ADCACT ⁽¹⁾	TTL/ST	_	ADC Auto-Conversion Trigger input
	IOCB4	TTL/ST	_	Interrupt-on-change input.
	ANB4	AN	_	ADC Channel input.
	COM0	_	AN	LCD Driver Common Outputs.
RB5/T1G ⁽¹⁾ /IOCB5/ANB5/SEG13/COM1	RB5	TTL/ST	CMOS/OD	General purpose I/O.
	T1G ⁽¹⁾	_	_	Timer1 Gate input.
	IOCB5	TTL/ST	_	Interrupt-on-change input.
	ANB5	AN	_	ADC Channel input.
	SEG13	_		LCD Analog output.
	COM1	_	AN	LCD Driver Common Outputs.
RB6/CK2 ⁽³⁾ /TX2 ⁽¹⁾ /CLCIN2 ⁽¹⁾ /IOCB6/ANB6/SEG14/	RB6	TTL/ST	CMOS/OD	General purpose I/O.
ICSPCLK	CK2 ⁽³⁾	_	_	EUSART synchronous clock out
	TX2 ⁽¹⁾	_	_	EUSART asynchronous TX data out
	CLCIN2 ⁽¹⁾	_	_	Configurable Logic Cell source input.
	IOCB6	TTL/ST	_	Interrupt-on-change input.
	ANB6	AN	_	ADC Channel input.
	SEG14	_	AN	LCD Analog output.
	ICSPCLK	ST	_	In-Circuit Serial Programming™ and debuggin clock input.
RB7/DK2 ⁽³⁾ /RX2 ⁽¹⁾ /CLCIN3 ⁽¹⁾ /IOCB7/ANB7/SEG15/	RB7	TTL/ST	CMOS/OD	General purpose I/O.
DAC1OUT2/ICSPDAT	DK2 ⁽³⁾	_	_	EUSART synchronous data output
	RX2 ⁽¹⁾	_	_	EUSART receive input.
	CLCIN3 ⁽¹⁾	_	_	Configurable Logic Cell source input.
	IOCB7	TTL/ST	_	Interrupt-on-change input.
	ANB7	_	AN	ADC Channel input.
	SEG15	_	AN	LCD Analog output.
	DAC1OUT2	_	AN	Digital-to-Analog Converter output.
	ICSPDAT	TTL/ST	TTL/ST	In-Circuit Serial Programming™ and debuggir data input/output.

TABLE 1-4. PIC16(I) E19185/86 PINOUT DESCRIPTION (CONTINUED)

XTAL = Crystal levels

This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Note 1: Refer to Table 14-2 for details on which PORT pins may be used for this signal.

All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as 2: described in Table 14-3.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

These pins are configured for I²C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I²C specific or SMBus input buffer thresholds. 4:

HV = High Voltage

4.0 MEMORY ORGANIZATION

These devices contain the following types of memory:

- Program Memory
 - Configuration Words
 - Device ID
 - User ID
 - Program Flash Memory
 - Device Information Area (DIA)
 - Device Configuration Information (DCI)
 - Revision ID
- Data Memory
 - Core Registers
 - Special Function Registers
 - General Purpose RAM (GPR)
 - Common RAM
- Data EEPROM

The following features are associated with access and control of program memory and data memory:

- PCL and PCLATH
- Stack
- Indirect Addressing
- NVMREG access

TABLE 4-1: DEVICE SIZES AND ADDRESSES

Device	Program Flash Memory Size (Words)	Last Program Memory Address
PIC16(L)F19155	8k	1FFFh
PIC16(L)F19175	8k	1FFFh
PIC16(L)F19185	8k	1FFFh
PIC16(L)F19156	16k	3FFFh
PIC16(L)F19176	16k	3FFFh
PIC16(L)F19186	16k	3FFFh

4.1 Program Memory Organization

The enhanced mid-range core has a 15-bit program counter capable of addressing $32K \times 14$ program memory space. Table 4-1 shows the memory sizes implemented. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figure 4-1).

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue o</u> n: MCLR
Bank 20											
				CPU	CORE REGISTERS	6; see Table 4-3 for	rspecifics				
A0Ch	_				Unimple	mented					
A0Dh	_				Unimple	mented					
A0Eh	_				Unimple	mented					
A0Fh	_				Unimple	mented					
A10h	_				Unimple	mented					
A11h	_				Unimple	mented					
A12h	_				Unimple	mented					
A13h	_				Unimple	mented					
A14h	—				Unimple	mented					
A15h	—				Unimple	mented					
A16h	—				Unimple	mented					
A17h	—				Unimple	mented					
A18h	—				Unimple	mented					
A19h	RC2REG				RC2F	REG				0000 0000	0000 0000
A1Ah	TX2REG				TX2F	REG				0000 0000	0000 000
A1Bh	SP2BRGL				SP2B	RGL				0000 0000	0000 0000
A1Ch	SP2BRGH				SP2B	RGH				0000 0000	0000 000
A1Dh	RC2STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 0000	0000 000
A1Eh	TX2STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 001
A1Fh	BAUD2CON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	01-0 0-00	01-0 0-0

TABLE 4-12: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 PIC16(L)F19155/56/75/76/85/86 (CONTINUED)

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Unimplemented data memory locations, read as '0'.

5.3 Code Protection

Code protection allows the device to be protected from unauthorized access. Program memory protection and data memory are controlled independently. Internal access to the program memory is unaffected by any code protection setting.

5.3.1 PROGRAM MEMORY PROTECTION

The entire program memory space is protected from external reads and writes by the \overline{CP} bit in Configuration Words. When $\overline{CP} = 0$, external reads and writes of program memory are inhibited and a read will return all '0's. The CPU can continue to read program memory, regardless of the protection bit settings. Self-writing the program memory is dependent upon the write protection setting. See **Section 5.4** "Write **Protection**" for more information.

5.3.2 DATA MEMORY PROTECTION

The entire data EEPROM is protected from external reads and writes by the WRTD bit in the Configuration Words. When WRTD = 0, external reads and writes of EEPROM memory are inhibited and a read will return all '0's. The CPU can continue to read and write EEPROM memory, regardless of the protection bit settings.

5.4 Write Protection

Write protection allows the device to be protected from unintended self-writes. Applications, such as boot loader software, can be protected while allowing other regions of the program memory to be modified.

The WRTAPP, WRTSAF, WRTB, WRTC bits in Configuration Words (Register 5-4) define whether the corresponding region of the program memory block is protected or not.

5.5 User ID

Four memory locations (8000h-8003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are readable and writable during normal execution. See Section 13.4.7 "NVMREG Access to Device Information Area, Device Configuration Area, User ID, Device ID and Configuration Words" for more information on accessing these memory locations. For more information on checksum calculation, see the *"PIC16(L)F191XX Memory Programming Specification"* (DS40001880).

5.6 Device ID and Revision ID

The 14-bit Device ID word is located at 8006h and the 14-bit Revision ID is located at 8005h. These locations are read-only and cannot be erased or modified.

Development tools, such as device programmers and debuggers, may be used to read the Device ID, Revision ID and Configuration Words. These locations can also be read from the NVMCON register.

5.7 Register Definitions: Device and Revision

REGISTER 5-6: DEVID: DEVICE ID REGISTER

		R	R	R	R	R	R
				DEV<	:13:8>		
		bit 13					bit 8
R	R	R	R	R	R	R	R
			DEV	<7:0>			
bit 7							bit 0
Legend:							
	1.11						

R = Readable bit '1' = Bit is set

et '0' = Bit is cleared

bit 13-0 **DEV<13:0>:** Device ID bits

Device		D	EVID<	13:0>`	Values
PIC16F19155/56	11	0000	1001	1110	(309Eh)
PIC16LF19155/56	11	0000	1001	1111	(309Fh)
PIC16F19175/76	11	0000	1010	0000	(30A0h)
PIC16LF19175/76	11	0000	1010	0001	(30A1h)
PIC16F19185/86	11	0000	1010	0010	(30A2h)
PIC16LF19185/86	11	0000	1010	0011	(30A3h)

9.2.2 INTERNAL CLOCK SOURCES

The device may be configured to use an internal oscillator block as the system clock by performing one of the following actions:

- Program the RSTOSC<2:0> bits in Configuration Words to select the INTOSC clock source, which will be used as the default system clock upon a device Reset.
- Write the NOSC<2:0> bits in the OSCCON1 register to switch the system clock source to the internal oscillator during run-time. See Section 9.3 "Clock Switching" for more information.

In **INTOSC** mode, CLKIN is available for general purpose I/O. CLKOUT is available for general purpose I/O or CLKOUT.

The function of the CLKOUT pin is determined by the CLKOUTEN bit in Configuration Words.

The internal oscillator block has two independent oscillators that can produce two internal system clock sources.

- The HFINTOSC (High-Frequency Internal Oscillator) is factory calibrated and operates up to 32 MHz. The frequency of HFINTOSC can be selected through the OSCFRQ Frequency Selection register, and fine-tuning can be done via the OSCTUNE register.
- 2. The **LFINTOSC** (Low-Frequency Internal Oscillator) is factory-calibrated and operates at 31 kHz.

9.2.2.1 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a precision digitally-controlled internal clock source that produces a stable clock up to 32 MHz. The HFINTOSC can be enabled through one of the following methods:

- Programming the RSTOSC<2:0> bits in Configuration Word 1 to '110' (1 MHz) or '000' (32 MHz) to set the oscillator upon device Power-up or Reset.
- Write to the NOSC<2:0> bits of the OSCCON1 register during run-time.

The HFINTOSC frequency can be selected by setting the HFFRQ<2:0> bits of the OSCFRQ register.

The MFINTOSC is an internal clock source within the HFINTOSC that provides two (500 kHz, 32 kHz) constant clock outputs. These constant clock outputs are available for selection to various peripherals, internally.

The NDIV<3:0> bits of the OSCCON1 register allow for division of the HFINTOSC output from a range between 1:1 and 1:512.

9.2.2.2 Internal Oscillator Frequency Adjustment

The internal oscillator is factory-calibrated. This internal oscillator can be adjusted in software by writing to the OSCTUNE register (Register 9-7).

The default value of the OSCTUNE register is 00h. The value is a 6-bit two's complement number. A value of 1Fh will provide an adjustment to the maximum frequency. A value of 20h will provide an adjustment to the minimum frequency.

When the OSCTUNE register is modified, the oscillator frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WWDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

9.2.2.3 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is a factory calibrated 31 kHz internal clock source.

The LFINTOSC is the frequency for the Power-up Timer (PWRT), Watchdog Timer (WWDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled through one of the following methods:

- Programming the RSTOSC<2:0> bits of Configuration Word 1 to enable LFINTOSC.
- Write to the NOSC<2:0> bits of the OSCCON1 register.

Peripherals that use the LFINTOSC are:

- Power-up Timer (PWRT)
- Windowed Watchdog Timer (WWDT)
- Timer1
- Timer0
- Timer2
- Fail-Safe Clock Monitor (FSCM)
- CLC

9.2.2.4 Oscillator Status and Manual Enable

The 'ready' status of each oscillator is displayed in the OSCSTAT register (Register 9-4). The oscillators can also be manually enabled through the OSCEN register (Register 9-5). Manual enabling makes it possible to verify the operation of the EXTOSC or SOSC crystal oscillators. This can be achieved by enabling the selected oscillator, then watching the corresponding 'ready' state of the oscillator in the OSCSTAT register.

10.6 Register Definitions: Interrupt Control

REGISTER 10-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	/0 R/W-0/0	U-0	U-0	U-0	U-0	U-0	R/W-1/1
GIE	PEIE	—	—	_	—	_	INTEDG
bit 7							bit 0
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is	unchanged	x = Bit is unkr	nown	-n/n = Value	at POR and BO	R/Value at all	other Resets
'1' = Bit is	set	'0' = Bit is cle	ared				
bit 7	GIE: Global I	nterrupt Enable	e bit				
	1 = Enables	all active interru	upts				
	0 = Disables	all interrupts					
bit 6		eral Interrupt E					
		all active periph all peripheral ir		6			
bit 5-1		nted: Read as '	•				
bit 0	•						
		errupt Edge Sel on rising edge					
		on falling edge					
Note:	Interrupt flag bits a						
	condition occurs, r its corresponding	•					
	Enable bit, GIE, o						
	User software	should ensu	•				
	appropriate interr		are clear				
	prior to enabling a	in interrupt.					

12.0 WINDOWED WATCHDOG TIMER (WWDT)

The Windowed Watchdog Timer (WWDT) is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events. The Windowed Watchdog Timer (WWDT) differs in that CLRWDT instructions are only accepted when they are performed within a specific window during the time-out period.

The WWDT has the following features:

- Selectable clock source
- Multiple operating modes
 - WWDT is always on
 - WWDT is off when in Sleep
 - WWDT is controlled by software
 - WWDT is always off
- Configurable time-out period is from 1 ms to 256 seconds (nominal)
- Configurable window size from 12.5 to 100 percent of the time-out period
- Multiple Reset conditions
- · Operation during Sleep

14.4.7 ANALOG CONTROL

The ANSELB register (Register 14-12) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELA bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELB bits has no effect on digital output functions. A pin with its TRIS bit clear and its ANSEL bit set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note:	The ANSELB bits default to the Analog
	mode after Reset. To use any pins as
	digital general purpose or peripheral
	inputs, the corresponding ANSEL bits
	must be initialized to '0' by user software.

14.4.8 WEAK PULL-UP CONTROL

The WPUB register (Register 14-5) controls the individual weak pull-ups for each PORT pin.

14.4.9 PORTB FUNCTIONS AND OUTPUT PRIORITIES

Each PORTB pin is multiplexed with other functions.

Each pin defaults to the PORT latch data after Reset. Other output functions are selected with the peripheral pin select logic or by enabling an analog output, such as the DAC. See **Section 15.0 "Peripheral Pin Select (PPS) Module"** for more information.

Analog input functions, such as ADC and comparator inputs are not shown in the peripheral pin select lists. Digital output functions may continue to control the pin when it is in Analog mode.

22.11 CWG1 Auto-Shutdown Source

The output of the comparator module can be used as an auto-shutdown source for the CWG1 module. When the output of the comparator is active and the corresponding ASxE is enabled, the CWG operation will be suspended immediately (see Section 31.0 "Complementary Waveform Generator (CWG) Module").

22.12 Operation in Sleep Mode

The comparator module can operate during Sleep, if CxCON.SYNC = 0. The comparator clock source is based on the Timer1 clock source. If CXCON.SYCN = 1 and the Timer1 clock source is either the system clock (FOSC) or the instruction clock (FOSC/4), Timer1 will not operate during Sleep, and synchronized comparator outputs will not operate.

A comparator interrupt will wake the device from Sleep. The CxIE bits of the PIE2 register must be set to enable comparator interrupts.

27.5 Operation Examples

Unless otherwise specified, the following notes apply to the following timing diagrams:


- Both the prescaler and postscaler are set to 1:1 (both the CKPS and OUTPS bits in the TxCON register are cleared).
- The diagrams illustrate any clock except Fosc/4 and show clock-sync delays of at least two full cycles for both ON and Timer2/4_ers. When using Fosc/4, the clock-sync delay is at least one instruction period for Timer2/4_ers; ON applies in the next instruction period.
- The PWM Duty Cycle and PWM output are illustrated assuming that the timer is used for the PWM function of the CCP module as described in **Section 29.0 "Capture/Compare/PWM Modules"**. The signals are not a part of the Timer2/4 module.

27.5.1 SOFTWARE GATE MODE

This mode corresponds to legacy Timer2/4 operation. The timer increments with each clock input when ON = 1 and does not increment when ON = 0. When the TMRx count equals the PRx period count the timer resets on the next clock and continues counting from 0. Operation with the ON bit software controlled is illustrated in Figure 27-4. With PRx = 5, the counter advances until TMRx = 5, and goes to zero with the next clock.

R/W/HC-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
SMTxGO	REPEAT	—	—		MODE	<3:0>	
bit 7							bit
Logondu							
Legend:	anad by bandy						
HC = Bit is cle	-		L :4		et by hardware	-l (O)	
R = Readable		W = Writable		•	nented bit, read		
u = Bit is unch	anged	x = Bit is unkn				R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared	q = Value dep	pends on condi	tion	
bit 7	1 = Incremer	MT GO Data Ac nting, acquiring nting, acquiring	data is enabl				
bit 6	1 = Repeat D	/IT Repeat Acqu Data Acquisition cquisition mode	mode is ena				
bit 5-4	Unimpleme	nted: Read as ')'				
bit 3-0	MODE<3:0> 1111 = Rese •	SMT Operation erved	Mode Selec	ot bits			
	•						
	1011 = Rese	erved lowed counter					
	1001 = Gate						
	1000 = Cour						
	0111 = Capt 0110 = Time						
		d windowed me	asure				
		lowed measure					
	•	and low time m od and Duty-Cyc					
		M = M M + M + M + M + M + M + M + M + M	JE ACQUISITIC	11			
	00010 = r end						

REGISTER 28-2: SMTxCON1: SMT CONTROL REGISTER 1



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
T2CON	ON		CKPS<2:0>			OUTP	S<3:0>		404
T2TMR			Holding	Register for the	8-bit TMR2 R	egister			384*
T2PR				TMR2 Period	d Register				384*
RxyPPS	—	—	—		F	RxyPPS<4:0>			265
CWG1ISM	—	_	_	—		IS<	3:0>		492
CLCxSELy	—	_			LCxDyS	<5:0>			503
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	222
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	235
PWM3CON	PWM3EN	_	PWM3OUT	PWM3POL	—	—	_	—	
PWM4CON	PWM4EN	_	PWM4OUT	PWM4POL	—	—	_	—	
PWM3DCL	PWM3DC1	PWM3DC0	_	_	_	_	_	_	
PWM3DCH	PWM3DC9	PWM3DC8	PWM3DC7	PWM3DC6	PWM3DC5	PWM3DC4	PWM3DC3	PWM3DC2	
PWM4DCL	PWM4DC1	PWM4DC0	—	—	—	—	—	—	
PWM4DCH	PWM4DC9	PWM4DC8	PWM4DC7	PWM4DC6	PWM4DC5	PWM4DC4	PWM4DC3	PWM4DC2	

TABLE 30-3: SUMMARY OF REGISTERS ASSOCIATED WITH PWMx

Legend: - = Unimplemented locations, read as '0'. Shaded cells are not used by the PWMx module.

*Page provides register information.




FIGURE 31-2: SIMPLIFIED CWG BLOCK DIAGRAM (PUSH-PULL MODE)

34.1.1.5 TSR Status

The TRMT bit of the TXxSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXxREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user has to poll this bit to determine the TSR status.

Note:	The TSR register is not mapped in data		
	memory, so it is not available to the user.		

34.1.1.6 Transmitting 9-Bit Characters

The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXxSTA register is set, the EUSART will shift nine bits out for each character transmitted. The TX9D bit of the TXxSTA register is the ninth, and Most Significant data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the eight Least Significant bits into the TXxREG. All nine bits of data will be transferred to the TSR shift register immediately after the TXxREG is written.

A special 9-bit Address mode is available for use with multiple receivers. See **Section 34.1.2.7** "Address **Detection**" for more information on the Address mode.

34.1.1.7 Asynchronous Transmission Set-up:

- Initialize the SPxBRGH, SPxBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 34.3 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the eight Least Significant data bits are an address when the receiver is set for address detection.
- 4. Set SCKP bit if inverted transmit is desired.
- 5. Enable the transmission by setting the TXEN control bit. This will cause the TXxIF interrupt bit to be set.
- If interrupts are desired, set the TXxIE interrupt enable bit of the PIE3 register. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- 8. Load 8-bit data into the TXxREG register. This will start the transmission.




FIGURE 34-3: ASYNCHRONOUS TRANSMISSION

35.4 LCD Bias Types

The LCD module can be configured in one of three bias types:

- Static bias (two voltage levels: Vss and VDD or Boost Pump Voltage)
- 1/2 bias (three voltage levels: Vss, 1/2 VDD or Boost Pump Voltage and VDD or Boost Pump Voltage)
- 1/3 bias (four voltage levels: Vss, 1/3 VDD or Boost Pump Voltage, 2/3 VDD or Boost Pump Voltage and VDD or Boost Pump Voltage)

LCD bias voltages can be generated with internal resistor ladders, internal bias generator or external resistor ladder.

35.5 Resistor Biasing

This mode does not use external resistors, but rather internal resistor ladders that are configured to generate the bias voltage. No external pins or resistors need to be used. This mode is better if resistors shown in Table 35-6 meet the current needs of the LCD.

Each ladder has a matching contrast control ladder, tuned to the nominal resistance of the reference ladder. This contrast control ladder can be controlled by the LCDCST<2:0> bits (LCDCST<5:3>).

35.5.1 INTERNAL RESISTOR BIASING

The internal reference ladder consists of three separate ladders. Disabling the internal reference ladder disconnects all of the ladders, allowing external and internal boost pump voltages to be supplied.

Depending on the total resistance of the resistor ladders, the biasing can be classified as low, medium or high power.

Table 35-6 shows the total resistance of each of the ladders. Figure 35-4 shows the internal resister ladder connections. When the internal resistor ladder is selected, the bias voltage can either be from VDD, the LCD charge pump, the 3x FVR or externally supplied, depending on the LCDVSRC setting. It can also provide software contrast control (using LCDCST<2:0>).

TABLE 35-6: INTERNAL RESISTANCE LADDER POWER MODES

Power Mode	Nominal Resistance of Entire Ladder	DD
Low	3.3 MΩ	1 µA
Medium	300 kΩ	10 µA
High	30 kΩ	100 µA