



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 20x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf19155-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# TABLE 5: 48-PIN ALLOCATION TABLE (PIC16(L)F19185/86) (CONTINUED)

I/O <sup>(2)</sup>	48-Pin TQFP/QFN	ADC	Reference	Comparator	Zero-Cross Detect	DAC	Timers/SMT	ССР	PWM	CWG	MSSP	EUSART	CLC	RTCC	ГСD	Interrupt-on-Change	High Current	Pull-up	Basic
RF0	36	ANF0	—	—	—	-	—		—	—	—	—	—	_	SEG40	_	—	Y	—
RF1	37	ANF1		_	-	_	_	_	_	_	—	_	_	_	SEG41	_		Υ	_
RF2	38	ANF2	Ι	_	-	_	_	_	_	_	—	_	_	-	SEG42	_		Υ	_
RF3	39	ANF3	_	_	_	_	_	_	_	_	—	—	_	_	SEG43	_		Y	_
RF4	12	ANF4	_	_	_	_	_	_	_	_	—	_	_	_	SEG44	_		Υ	_
RF5	13	ANF5	_	_	_	_	_	_	_	_	—	—	_	_	SEG45	_		Y	_
RF6	14	ANF6	_	_	_	_	_	_	_	_	—	_	_	_	SEG46	_		Υ	_
RF7	15	ANF7	_	—	_	—	_	_	_	—	—	—	—	_	SEG47	_	_	Y	_
VLCD3	47	_		_	-	_	_	_	_	_	—	_	_	_	VLCD3	_	-	Υ	_
Vdd	7 30	—	_	_	_	-	—		—	_	—	—	—	_			_	Y	Vdd
Vss	6 31	_	_	-	_	-	—	-	_	_	—	_	_	_	-		_	Y	Vss
OUT <sup>(2)</sup>	_	ADGRDA ADGRDB	_	C1OUT C2OUT	_	_	TMR0	CCP1 CCP2	PWM3 PWM4	CWG1A CWG1B CWG1C CWG1D	SDO SCK SCL SDA	TX1 DT1 CK1 TX2 DT2 CK2	CLC1OUT	RTCC	_	_	_		_

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.

2: All digital output signals shown in this row are PPS remappable. These signals may be mapped to output onto one or more PORTx pin options.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

4: These pins are configured for I<sup>2</sup>C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by INLCVL register, instead of the I<sup>2</sup>C specific or SMBUS input buffer thresholds.

**5**: These are alternative I<sup>2</sup>C logic levels pins.

6: In I<sup>2</sup>C logic levels configuration, these pins can operate as either SCL and SDA pins.



- 2: See Table 1-1 for peripherals available on specific devices.
- 3: See Figure 3-1.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue o</u> n: MCLR
Bank 6	•	•		•		•	•			•	
				CPU	CORE REGISTERS	; see Table 4-3 for	specifics				
30Ch	CCPR1L				RL	-				xxxx xxxx	uuuu uuuu
30Dh	CCPR1H				RH	1				XXXX XXXX	uuuu uuuu
30Eh	CCP1CON CCP1EN — CCP1OUT CCP1FMT CCP1MODE<3:0>						0000 0000	0000 0000			
				—		CCP1MODE3	CCP1MODE2	CCP1MODE1	CCP1MODE0	0000 0000	0000 0000
30Fh	CCP1CAP CCP1CTS						0000 0000	0000 0000			
				—		—	CCP1CTS2	CCP1CTS1	CCP1CTS0	0000 0000	0000 0000
310h	CCPR2L		RL					xxxx xxxx	uuuu uuuu		
311h	CCPR2H	RH					xxxx xxxx	uuuu uuuu			
312h	CCP2CON	CCP2EN	_	CCP2OUT	CCP2FMT		CCP2M0	DDE<3:0>		0000 0000	0000 0000
		—		—		CCP2MODE3	CCP2MODE2	CCP2MODE1	CCP2MODE0	0000 0000	0000 0000
313h	CCP2CAP				CCP2	стѕ				0000 0000	0000 0000
				—		—	CCP2CTS2	CCP2CTS1	CCP2CTS0	0000 0000	0000 0000
314h	PWM3DCL	PWM3	DC<1:0>	—		—	—			xx	uu
		PWM3DC1	PWM3DC0	—	_	—	—	_	_	xx	uu
315h	PWM3DCH				PWM	3DC				xxxx xxxx	uuuu uuuu
		PWM3DC9	PWM3DC8	PWM3DC7	PWM3DC6	PWM3DC5	PWM3DC4	PWM3DC3	PWM3DC2	xxxx xxxx	uuuu uuuu
316h	PWM3CON	PWM3EN	—	PWM3OUT	PWM3POL	—	—	_	_	0-00	0-00
317h	-				Unimpler	nented					
318h	PWM4DCL	PWM4	DC<1:0>	—	_	—	—	_	_	xx	uu
		PWM4DC1	PWM4DC0	—	_	—	—	_	_	xx	uu
319h	PWM4DCH PWM4DC		xxxx xxxx	uuuu uuuu							
		PWM4DC9	PWM4DC8	PWM4DC7	PWM4DC6	PWM4DC5	PWM4DC4	PWM4DC3	PWM4DC2	xxxx xxxx	uuuu uuuu
31Ah	PWM4CON	PWM4EN		PWM4OUT	PWM4POL	—				0-00	0-00
31Bh 31Fh	-		Unimplemented								

#### TABLE 4-12: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 PIC16(L)F19155/56/75/76/85/86 (CONTINUED)

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue o</u> n: MCLR	
Bank 7												
				CPU	CORE REGISTER	S; see Table 4-3 fo	rspecifics					
38Ch	_		Unimplemented									
38Dh	_				Unimple	mented						
38Eh	_				Unimple	mented						
38Fh	_				Unimple	mented						
390h	_				Unimple	mented						
391h	_				Unimple	mented						
392h	_				Unimple	mented						
393h	—				Unimple	mented						
394h	—				Unimple	mented						
395h	_				Unimple	mented						
396h	_				Unimple	mented						
397h	_				Unimple	mented						
398h	_				Unimple	mented						
399h	_				Unimple	mented						
39Ah	_				Unimple	mented						
39Bh	_		Unimplemented									
39Ch	_		Unimplemented									
39Dh			Unimplemented									
39Eh	_		Unimplemented									
39Fh					Unimple	mented						

#### TABLE 4-12: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 PIC16(L)F19155/56/75/76/85/86 (CONTINUED)

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', x = reserved. Shaded locations unimplemented, read as '0'.

	1										
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue o</u> n: MCLR
Bank 10											
				CPU	CORE REGISTERS	; see Table 4-3 fo	r specifics				
50Ch	_		Unimplemented								
50Dh					Unimpler	nented					
50Eh					Unimpler	nented					
50Fh					Unimpler	mented					
510h					Unimpler	mented					
511h					Unimpler	nented					
512h			Unimplemented								
513h					Unimpler	nented					
514h	_				Unimpler	mented					
515h	_				Unimpler	mented					
516h	_				Unimpler	mented					
517h	_				Unimpler	mented					
518h	_				Unimpler	mented					
519h	_				Unimpler	mented					
51Ah	_				Unimpler	mented					
51Bh	_		Unimplemented								
51Ch	_		Unimplemented								
51Dh	_		Unimplemented								
51Eh	_		Unimplemented								
51Fh	_				Unimpler	mented					

# TABLE 4-12: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 PIC16(L)F19155/56/75/76/85/86 (CONTINUED)

Preliminary

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue o</u> n: MCLR
Bank 16											
				CPU	CORE REGISTERS	; see Table 4-3 fo	r specifics				
80Ch	WDTCON0	—	-			WDTPS<4:0>			SWDTEN	dd ddd0	dd ddd0
80Dh	WDTCON1	—	WDTCS<2:0>							-বর্বর -বর্বর	-ddd -ddd
80Eh	WDTPSL		PSCNT								0000 0000
80Fh	WDTPSH				PSC	NT				0000 0000	0000 0000
810h	WDTTMR	_		WDTT	MR<3:0>		STATE	PSCNT17	PSCNT16	-xxx x000	-xxx x000
811h	BORCON	SBOREN	_	_	_	-	_	_	BORRDY	1 q	uu
812h	VREGCON	_	—	_	_	—	—	VREGPM	—	x-	x-
813h	PCON0	STKOVF	STKUNF	WDTWV	RWDT	RMCLR	RI	POR	BOR	0011 110q	qqqq qquu
814h	PCON1	_	—	—	_	—	—	MEMV	VBATBOR	1x	qu
815h	—				Unimpler	nented					
816h	—				Unimpler	nented					
817h	—				Unimpler	nented					
818h	—				Unimpler	nented					
819h	—				Unimpler	nented					
81Ah	NVMADRL	NVMADR7	NVMADR6	NVMADR5	NVMADR4	NVMADR3	NVMADR2	NVMADR1	NVMADR0	xxxx xxxx	uuuu uuuu
81Bh	NVMADRH	_	NVMADR14	NVMADR13	NVMADR12	NVMADR11	NVMADR10	NVMADR9	NVMADR8	1xxx xxxx	luuu uuuu
81Ch	NVMDATL	NVMDAT7	NVMDAT6	NVMDAT5	NVMDAT4	NVMDAT3	NVMDAT2	NVMDAT1	NVMDAT0	0000 0000	0000 0000
81Dh	NVMDATH	—	—	NVMDAT13	NVMDAT12	NVMDAT11	NVMDAT10	NVMDAT9	NVMDAT8	0000 0000	0000 0000
81Eh	NVMCON1	-	NVMREGS LWLO FREE WRERR WREN WR RD						RD	0000 0000	0000 0000
81Fh	NVMCON2		NVMCON2<7:0>								

### TABLE 4-12: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 PIC16(L)F19155/56/75/76/85/86 (CONTINUED)

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

FIGURE 10-2:	INTEF	RUPT LAT	ENCY				
							Rev. 10-000269E 8/31/2016
OSC1 ∕\ Q1					V V V V V V V V V V V V V V V V V V V		
INT pin	Vali	d Interrupt I indow <sup>(1)</sup>	1 Cycle I	nstruction a	it PC		
Fetch	PC - 1	PC i	PC + 1	X	PC = 0x0004	PC = 0x0005	PC = 0x0006
Execute	PC - 21	PC - 1	PC	NOP	NOP	PC = 0x0004	PC = 0x0005
	Ind L	leterminate .atency <sup>(2)</sup>		Latency	•		
Note 1: Ar 2: Si	n interrupt may ince an interru	occur at any ti ot may occur a	me during the in the internet time during t	nterrupt window he interrupt win	dow, the actual lat	ency can vary.	



To minimize current consumption, the following conditions should be considered:

- I/O pins should not be floating
- External circuitry sinking current from I/O pins
- Internal circuitry sourcing current from I/O
- pinsCurrent draw from pins with internal weak
- Current draw from pins with internal weak pull-ups
- Modules using any oscillator

I/O pins that are high-impedance inputs should be pulled to VDD or Vss externally to avoid switching currents caused by floating inputs.

Any module with a clock source that is not Fosc can be enabled. Examples of internal circuitry that might be sourcing current include modules such as the DAC and FVR modules. See Section 21.0 "5-Bit Digital-to-Analog Converter (DAC1) Module", Section 18.0 "Fixed Voltage Reference (FVR)" for more information on these modules.

#### 11.2.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin, if enabled.
- 2. BOR Reset, if enabled.
- 3. POR Reset.
- 4. Watchdog Timer, if enabled.
- 5. Any external interrupt.
- 6. Interrupts by peripherals capable of running during Sleep (see individual peripheral for more information).

The first three events will cause a device Reset. The last three events are considered a continuation of program execution. To determine whether a device Reset or wake-up event occurred, refer to **Section 8.14 "Determining the Cause of a Reset"**.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be enabled. Wake-up will occur regardless of the state of the GIE bit. If the GIE bit is disabled, the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is enabled, the device executes the instruction after the SLEEP instruction, the device will then call the Interrupt Service Routine. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

The WWDT is cleared when the device wakes-up from Sleep, regardless of the source of wake-up.



# 18.3 Register Definitions: FVR Control

### REGISTER 18-1: FVRCON: FIXED VOLTAGE REFERENCE CONTROL REGISTER

R/W-0/0	R-q/q	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
FVREN	FVRRDY <sup>(1)</sup>	TSEN <sup>(3)</sup>	TSRNG <sup>(3)</sup>	CDAF\	/R<1:0>	ADFV	R<1:0>
bit 7							bit 0

Legend:						
R = Read	lable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
u = Bit is	unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets			
'1' = Bit is	sset	'0' = Bit is cleared	q = Value depends on condition			
bit 7	<b>FVREN:</b> Fi 1 = Fixed 0 = Fixed	xed Voltage Reference Ena Voltage Reference is enable Voltage Reference is disable	ble bit <sup>(4)</sup> ed <sup>(4)</sup> ed			
bit 6	FVRRDY:	Fixed Voltage Reference Re	eady Flag bit <sup>(1)</sup>			
	1 = Fixed	Voltage Reference output is	ready for use			
0 = Fixed Voltage Reference output is not ready or not enabled						
bit 5 <b>TSEN</b> : Temperature Indicator Enable bit <sup>(3)</sup>						
	1 = Tempe	erature Indicator is enabled				
	0 = Tempe	erature Indicator is disabled				
bit 4	TSRNG: T	emperature Indicator Range	Selection bit <sup>(3)</sup>			
	1 = Tempe	erature in High Range				
1.10.0		A Character in Low Range				
DIT 3-2	LUAFVR<	1:0>: Comparator FVR Buff paratar EVP Buffor Cain is 4	er Gain Selection bits $(4.006)/(2)$			
	11 = Comp 10 = Comp	parator FVR Buffer Gain is 2	$(4.090 V)^{(1)}$			
	01 = Com	parator FVR Buffer Gain is 1	x, (1.024V)			
	00 = Com	parator FVR Buffer is off				
bit 1-0	ADFVR<1	:0>: ADC FVR Buffer Gain S	Selection bit			
	11 = ADC	FVR Buffer Gain is 4x, (4.09	96V) <sup>(2)</sup>			
	10 = ADC	FVR Buffer Gain is 2x, (2.04	18V) <sup>(2)</sup>			
	01 = ADC	EVR Buffer Gain is 1x, (1.02 EVR Buffer is off	24V)			
Note 1:	FVRRDY is alw	ays '1' for PIC16(L)F19155/	56/75/76/85/86 devices only.			
2:	Fixed Voltage R	eference output cannot exc	eed VDD.			
3:	See Section 20	.0 "Temperature Indicator	Module (TIM)" for additional information.			
4:	Enables the 3x	buffer for the LCD module.				

© 2017 Microchip Technology Inc.

## REGISTER 19-27: ADSTPTH: ADC THRESHOLD SETPOINT REGISTER HIGH

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			STPT	<15:8>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BO	R/Value at all o	other Resets

bit 7-0 **STPT<15:8>**: ADC Threshold Setpoint MSB. Upper byte of ADC threshold setpoint, depending on ADCALC, may be used to determine ERR, see Register 19-29 for more details.

#### REGISTER 19-28: ADSTPTL: ADC THRESHOLD SETPOINT REGISTER LOW

'0' = Bit is cleared

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
|         |         |         | STPT    | <7:0>   |         |         |         |
| bit 7   |         |         |         |         |         |         | bit 0   |
|         |         |         |         |         |         |         |         |
| Legend: |         |         |         |         |         |         |         |

Logona.		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **STPT<7:0>**: ADC Threshold Setpoint LSB. Lower byte of ADC threshold setpoint, depending on ADCALC, may be used to determine ERR, see Register 19-30 for more details.

#### REGISTER 19-29: ADERRH: ADC SETPOINT ERROR REGISTER HIGH

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
ERR<15:8>							
bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **ERR<15:8>**: ADC Setpoint Error MSB. Upper byte of ADC Setpoint Error. Setpoint Error calculation is determined by ADCALC bits of ADCON3, see Register 19-4 for more details.

© 2017 Microchip Technology Inc.

'1' = Bit is set

# 23.0 ZERO-CROSS DETECTION (ZCD) MODULE

The ZCD module detects when an A/C signal crosses through the ground potential. The actual zero-crossing threshold is the zero-crossing reference voltage, VCPINV, which is typically 0.75V above ground.

The connection to the signal to be detected is through a series current limiting resistor. The module applies a current source or sink to the ZCD pin to maintain a constant voltage on the pin, thereby preventing the pin voltage from forward biasing the ESD protection diodes. When the applied voltage is greater than the reference voltage, the module sinks current. When the applied voltage is less than the reference voltage, the module sources current. The current source and sink action keeps the pin voltage constant over the full range of the applied voltage. The ZCD module is shown in the simplified block diagram Figure 23-2.

The ZCD module is useful when monitoring an A/C waveform for, but not limited to, the following purposes:

- A/C period measurement
- · Accurate long term time measurement
- · Dimmer phase delayed drive
- Low EMI cycle switching

# 23.1 External Resistor Selection

The ZCD module requires a current limiting resistor in series with the external voltage source. The impedance and rating of this resistor depends on the external source peak voltage. Select a resistor value that will drop all of the peak voltage when the current through the resistor is nominally 300  $\mu$ A. Refer to Equation 23-1 and Figure 23-1. Make sure that the ZCD I/O pin internal weak pull-up is disabled so it does not interfere with the current source and sink.

#### EQUATION 23-1: EXTERNAL RESISTOR



FIGURE 23-1: EXTERNAL VOLTAGE



R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W/HC-0/u	R-x/x	U-0	U-0	
GE	GPOL	GTM	GSPM	GGO/DONE	GVAL	_	—	
bit 7	·						bit 0	
Legend:								
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'				
u = Bit is unchanged		x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is cleared		HC = Bit is cleared by hardware				
bit 7 <b>GE:</b> Timer1 Gate Enable bit $ \frac{\text{If ON} = 0}{\text{This bit is ignored}} $ $ \frac{\text{If ON} = 1}{1 = \text{Timer1 counting is controlled by the Timer1 gate function} $ $ 0 = \text{Timer1 is always counting} $								
bit 6	<b>GPOL:</b> Timer1 Gate Polarity bit 1 = Timer1 gate is active-high (Timer1 counts when gate is high) 0 = Timer1 gate is active-low (Timer1 counts when gate is low)							
bit 5	<b>GTM:</b> Timer1 Gate Toggle Mode bit 1 = Timer1 Gate Toggle mode is enabled 0 = Timer1 Gate Toggle mode is disabled and toggle flip-flop is cleared Timer1 gate flip-flop toggles on every rising edge.							
bit 4	<b>GSPM:</b> Timer1 Gate Single-Pulse Mode bit 1 = Timer1 Gate Single-Pulse mode is enabled 0 = Timer1 Gate Single-Pulse mode is disabled							
bit 3	<ul> <li>GGO/DONE: Timer1 Gate Single-Pulse Acquisition Status bit</li> <li>1 = Timer1 gate single-pulse acquisition is ready, waiting for an edge</li> <li>0 = Timer1 gate single-pulse acquisition has completed or has not been started This bit is automatically cleared when GSPM is cleared</li> </ul>							
bit 2	<b>GVAL:</b> Timer1 Gate Value Status bit Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L Unaffected by Timer1 Gate Enable (GE)							
bit 1-0	Unimplemen	ted: Read as '	0'					

#### REGISTER 26-2: T1GCON: TIMER1 GATE CONTROL REGISTER

# 29.3.4 TIMER2 TIMER RESOURCE

This device has a newer version of the Timer2 module that has many new modes, which allow for greater customization and control of the PWM signals than on older parts. Refer to **Section 27.5** "**Operation Examples**" for examples of PWM signal generation using the different modes of Timer2. The CCP operation requires that the timer used as the PWM time base has the FOSC/4 clock source selected

#### 29.3.5 PWM PERIOD

The PWM period is specified by the PR2 register of Timer2. The PWM period can be calculated using the formula of Equation 29-1.

## EQUATION 29-1: PWM PERIOD

 $PWM Period = [(PR2) + 1] \bullet 4 \bullet Tosc \bullet$ (TMR2 Prescale Value)

Note 1: Tosc = 1/Fosc

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCPx pin is set. (Exception: If the PWM duty cycle = 0%, the pin will not be set.)
- The PWM duty cycle is transferred from the CCPRxL/H register pair into a 10-bit buffer.

Note:	The Timer postscaler (see Section 27.4
	"Timer2/4 Interrupt") is not used in the
	determination of the PWM frequency.

#### 29.3.6 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to the CCPRxH:CCPRxL register pair. The alignment of the 10-bit value is determined by the CCPRxFMT bit of the CCPxCON register (see Figure 29-5). The CCPRxH:CCPRxL register pair can be written to at any time; however the duty cycle value is not latched into the 10-bit buffer until after a match between PR2 and TMR2.

Equation 29-2 is used to calculate the PWM pulse width.

Equation 29-3 is used to calculate the PWM duty cycle ratio.



## EQUATION 29-2: PULSE WIDTH

Pulse Width = (CCPRxH:CCPRxL register pair) •

TOSC • (TMR2 Prescale Value)

# EQUATION 29-3: DUTY CYCLE RATIO

$$Duty Cycle Ratio = \frac{(CCPRxH:CCPRxL register pair)}{4(PR2 + 1)}$$

CCPRxH:CCPRxL register pair are used to double buffer the PWM duty cycle. This double buffering provides for glitchless PWM operation.

The 8-bit timer TMR2 register is concatenated with either the 2-bit internal system clock (Fosc), or two bits of the prescaler, to create the 10-bit time base. The system clock is used if the Timer2 prescaler is set to 1:1.

When the 10-bit time base matches the CCPRxH:CCPRxL register pair, then the CCPx pin is cleared (see Figure 29-4).

# 29.3.7 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is ten bits when PR2 is 255. The resolution is a function of the PR2 register value as shown by Equation 29-4.

# EQUATION 29-4: PWM RESOLUTION

Resolution = 
$$\frac{\log[4(PR2 + 1)]}{\log(2)}$$
 bits

Note: If the pulse-width value is greater than the period, the assigned PWM pin(s) will remain unchanged.

#### 31.1.4 STEERING MODES

In Steering modes, the data input can be steered to any or all of the four CWG output pins. In Synchronous Steering mode, changes to steering selection registers take effect on the next rising input.

In Non-Synchronous mode, steering takes effect on the next instruction cycle. Additional details are provided in **Section 31.9 "CWG Steering Mode"**.





# 31.2 Clock Source

The CWG module allows the following clock sources to be selected:

- Fosc (system clock)
- HFINTOSC (16 MHz only)

The clock sources are selected using the CS bit of the CWG1CLKCON register.









#### 33.4.9 ACKNOWLEDGE SEQUENCE

The 9th SCL pulse for any transferred byte in  $I^2C$  is dedicated as an Acknowledge. It allows receiving devices to respond back to the transmitter by pulling the SDA line low. The transmitter must release control of the line during this time to shift in the response. The Acknowledge (ACK) is an active-low signal, pulling the SDA line low indicates to the transmitter that the device has received the transmitted data and is ready to receive more.

The result of an  $\overline{\text{ACK}}$  is placed in the ACKSTAT bit of the SSPxCON2 register.

Slave software, when the AHEN and DHEN bits are set, the clock is stretched, allowing the slave time to change the ACK value before it is sent back to the transmitter. The ACKDT bit of the SSPxCON2 register is set/cleared to determine the response.

There are certain conditions where an  $\overline{ACK}$  will not be sent by the slave. If the BF bit of the SSPxSTAT register or the SSPOV bit of the SSPxCON1 register are set when a byte is received.

When the module is addressed, after the eighth falling edge of SCL on the bus, the ACKTIM bit of the SSPxCON3 register is set. The ACKTIM bit indicates the acknowledge time of the active bus. The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is enabled.



# FIGURE 34-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



 $\Omega^{*}_{\rm c}$  . The 3328-ABT reveales is idea while the VeDE bit is set.

# 34.3.4 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by 12 '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TXxSTA register. The Break character transmission is then initiated by a write to the TXxREG. The value of data written to TXxREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TXxSTA register indicates when the transmit operation is active or idle, just as it does during normal transmission. See Figure 34-9 for the timing of the Break character sequence.

#### 34.3.4.1 Break and Sync Transmit Sequence

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to enable the Break sequence.
- 3. Load the TXxREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXxREG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware and the Sync character is then transmitted.

When the TXxREG becomes empty, as indicated by the TXxIF, the next data byte can be written to TXxREG.

#### FIGURE 35-5: LCD REGULATOR CONNECTIONS FOR LCD VOLTAGE SUPPLIED FROM CHARGE PUMP WITH AND WITHOUT INTERNAL RESISTOR LADDER



