



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	14KB (8K × 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 20x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf19155t-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Name	Function	Input Type	Output Type	Description
RB3/C1IN2-/C2IN2-/IOCB3/ANB3/SEG11/COM6/	RB3	TTL/ST	CMOS/OD	General purpose I/O.
SEGCFLY2	C1IN2-	AN	_	Comparator negative input.
	C2IN2-	AN	_	Comparator negative input.
	IOCB3	TTL/ST	_	Interrupt-on-change input.
	ANB3	AN	_	ADC Channel input.
	SEG11	_	AN	LCD Analog output.
	COM6	_	AN	LCD Driver Common Outputs.
	SEGCFLY2	AN	—	LCD Drive Charge Pump Capacitor Inputs
RB4/ADCACT ⁽¹⁾ /IOCB4/ANB4/COM0	RB4	TTL/ST	CMOS/OD	General purpose I/O.
	ADCACT ⁽¹⁾	TTL/ST	—	ADC Auto-Conversion Trigger input
	IOCB4	TTL/ST	—	Interrupt-on-change input.
	ANB4	AN	_	ADC Channel input.
	COM0	_	AN	LCD Driver Common Outputs.
RB5/T1G ⁽¹⁾ /IOCB5/ANB5/SEG13/COM1	RB5	TTL/ST	CMOS/OD	General purpose I/O.
	T1G ⁽¹⁾	—	—	Timer1 Gate input.
	IOCB5	TTL/ST	_	Interrupt-on-change input.
	ANB5	AN	_	ADC Channel input.
	SEG13	_	AN	LCD Analog output.
	COM1	_	AN	LCD Driver Common Outputs.
RB6/CK2 ⁽³⁾ /TX2 ⁽¹⁾ /CLCIN2 ⁽¹⁾ /IOCB6/ANB6/SEG14/	RB6	TTL/ST	CMOS/OD	General purpose I/O.
ICSPCLK	CK2 ⁽³⁾	—	—	EUSART synchronous clock out
	TX2 ⁽¹⁾	_	—	EUSART asynchronous TX data out
	CLCIN2 ⁽¹⁾	_	_	Configurable Logic Cell source input.
	IOCB6	TTL/ST	_	Interrupt-on-change input.
	ANB6	AN	_	ADC Channel input.
	SEG14	_	AN	LCD Analog output.
	ICSPCLK	ST	_	In-Circuit Serial Programming™ and debugging clock input.
RB7/DK2 ⁽³⁾ /RX2 ⁽¹⁾ /CLCIN3 ⁽¹⁾ /IOCB7/ANB7/SEG15/	RB7	TTL/ST	CMOS/OD	General purpose I/O.
DAC1OUT2/ICSPDAT	DK2 ⁽³⁾	—	_	EUSART synchronous data output
	RX2 ⁽¹⁾	_	_	EUSART receive input.
	CLCIN3 ⁽¹⁾	_	_	Configurable Logic Cell source input.
	IOCB7	TTL/ST	_	Interrupt-on-change input.
	ANB7	AN	_	ADC Channel input.
	SEG15	_	AN	LCD Analog output.
	DAC1OUT2	_	AN	Digital-to-Analog Converter output.
	ICSPDAT	TTL/ST	TTL/ST	In-Circuit Serial Programming™ and debugging data input/output.

TABLE 1-2: PIC16(L)F19155/56 PINOUT DESCRIPTION (CONTINUED)

Legend: AN = Analog input or output TTL = TTL compatible input' HV = High Voltage

ST = Schmitt Trigger input with CMOS levels I^2C = Schmitt Trigger input with I^2C

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 14-2 for details on which PORT pins may be used for this signal.

2: All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 14-3.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

These pins are configured for I²C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I²C specific or SMBus input buffer thresholds.

XTAL = Crystal levels

TABLE 1-4: PIC16(L)F19185/86 PINOUT DESCRIPTION (CONTINUED)

	Name		Function	Input Types	Output Types	Description
RF7/ANF7/SEG47			RF7	TTL/ST	CMOS/OD	General purpose I/O.
			ANF7	AN	_	ADC Channel input.
			SEG47		AN	LCD Analog output.
VLCD3			VLCD3	AN	_	LCD analog input
Vdd			Vdd	Power	Р	Positive supply voltage input.
Vss			Vdd	Power	Р	Ground reference.
Legend: AN = A	nalog input or output	CMOS :	CMOS = CMOS compatible input or output			en-Drain

Legend: HV = High Voltage

Note

CMOS = CMOS compatible input or output OD = Open-Drain

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I^2C = Schmitt Trigger input with I^2C

XTAL = Crystal levels

This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. 1: Refer to Table 14-2 for details on which PORT pins may be used for this signal.

All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as 2: described in Table 14-3.

This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and 3: PPS output registers.

These pins are configured for I²C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I²C specific or SMBus input buffer thresholds. 4:

FIGURE 4-1:	PROGRA	M MEMORY MAP AN	ID STACK FOR PIC	16(L)F19155/56/75/76/85/86
		PIC16(L)F19155 PIC16(L)F19175 PIC16(L)F19185	PIC16(L)F19156 PIC16(L)F19176 PIC16(L)F19186	
			PC<15.0247	
	Note		Ctack (16 lavala)	
	Note	Stack (To levels)	Slack (To levels)	Note 1
	0000	♥	▼	
	0000	1		000011
	07EE			07EEb
	0800			0800h
		Program Flash Memory		
	1000	1	Program Flash Memory	
	1000	•		•
	1660	•		• 1FFFb
	2000	1	-	2000h
	_300	•		•
	3FFFI	•		• 3FFFh
	4000	Unimplemented ⁽⁴⁾		4000h
		•	Unimplemented ⁽⁴⁾	•
	7FFF			7EEEh
	8000	י ח		8000h
	••	• User	IDs ⁽²⁾	•••
	8003	1 Res	erved	8003h 8004b
	8005	n Revisio	on ID ^(2,3)	8005h
	8006	n Devic	e ID ^(2,3)	8006h
	8007	n	(0)	8007h
	•• 800BI	Configuration \	Nord 1,2,3,4,5 ⁽²⁾	••• 800Bh
	800Cl	n		800Ch
	90EE	• Res	erved	•
	8100		(0)	8100b
	811Fl	Device Inform	mation Area ⁽²⁾	811Fh
	8120	1 Dee	anyad	8120h
	81FFI	י אפא ו	erved	81FFh
	8200	Device Configura	tion Information ^(2,3)	8200h
	8220	n Res	erved	8220h
	•• E000	•		
	FOFFI	Data Flas	sh Memory	F0FFh
	FFFFI	Res	erved	FFFFh
	Note 1:	The stack is a separate SRA memory panels.	M panel, apart from all user	_
	2: 3:	Device Configuration Inform	ation, Device/Revision IDs	
	4:	The addresses do not roll o	ver. The region is read as '0'.	
	5:	For the purposes of instructi execution, only 15 bits (PC< for the purposes of nonvolat ing through ICSP™ program uses all 16 bits (PC<150>),	on fetching during program 14:0>) are used. However, ile memory reading and writ- ming operations, the PC and the "Load PC Address"	
		command requires a full 16-	un data payload.	

TABLE 4	-12: SF	PECI	AL FUNCT	ION REGIST	ER SUMMA	RY BANKS 0-	63 PIC16(L)	F19155/56/7	5/76/85/86	(CONTINUED)
Address	Nome		D:4 7	Dit C	D:4 5	Dit 4	D:4 2	D # 0	Dit 4	Bit 0	Value on:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue o</u> n: MCLR
Bank 61 (C	ontinued)										
1EE5h	—				Unimplen	nented					
1EE6h	—				Unimplen	nented					
1EE7h	—				Unimplen	nented					
1EE8h	—				Unimplen	nented					
1EE9h	_				Unimplen	nented					
1EEAh					Unimplen	nented					
1EEBh					Unimplen	nented					
1EECh	—				Unimplen	nented					
1EEDh	—		Unimplemented								
1EEEh	_		Unimplemented								
1EEFh	_				Unimplen	nented					

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Unimplemented data memory locations, read as '0'.

FIGURE 4-7:	ACCESSING THE STACK	EXAMPLE 4	
			Rev. 10,0001410 7,350/2013
	0x0F	Return Address]
	0x0E	Return Address	1
	0x0D	Return Address	-
	0x0C	Return Address	
	0x0B	Return Address	
	0x0A	Return Address	When the stack is full, the next CALL or
	0x09	Return Address	an interrupt will set the Stack Pointer to
	0x08	Return Address	the stack will wrap and overwrite the
	0x07	Return Address	return address at 0x00. If the Stack
	0x06	Return Address	Reset will occur and location 0x00 will
	0x05	Return Address	not be overwritten.
	0x04	Return Address	
	0x03	Return Address	
	0x02	Return Address	
_	0x01	Return Address	
	TOSH:TOSL 0x00	Return Address	STKPTR = 0x10
	N		\vee
1			

4.5.2 OVERFLOW/UNDERFLOW RESET

If the STVREN bit in Configuration Words (Register 5-2) is programmed to '1', the device will be Reset if the stack is PUSHed beyond the sixteenth level or POPed beyond the first level, setting the appropriate bits (STKOVF or STKUNF, respectively) in the PCON register.

4.6 Indirect Addressing

The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the File Select Registers (FSR). If the FSRn address specifies one of the two INDFn registers, the read will return '0' and the write will not occur (though Status bits may be affected). The FSRn register value is created by the pair FSRnH and FSRnL.

The FSR registers form a 16-bit address that allows an addressing space with 65536 locations. These locations are divided into four memory regions:

- Traditional/Banked Data Memory
- · Linear Data Memory
- Program Flash Memory
- EEPROM

			_				
R/W-0/0) U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
CRIE						CCP2IE	CCP1IE
bit 7							bit 0
·							
Legend:							
R = Reada	ble bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'	
u = Bit is u	nchanged	x = Bit is unkr	nown	-n/n = Value	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is s	set	'0' = Bit is cle	ared	HS = Hardwa	are set		
bit 7 bit 6-2	bit 7 CRIE: Clock Recovery Interrupt Enable bit 1 = Clock Recovery interrupt is enabled 0 = Clock Recovery interrupt is disabled bit 6.2 Unimplemented: Read as 10'						
bit 1	bit 1 CCP2IE: CCP2 Interrupt Enable bit 1 = CCP2 interrupt is enabled 0 = CCP2 interrupt is disabled						
bit 0	bit 0 CCP1IE: CCP1 Interrupt Enable bit 1 = CCP1 interrupt is enabled 0 = CCP1 interrupt is disabled						
Note:	Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt controlled by registers PIE1-PIE8.						

REGISTER 10-8: PIE6: PERIPHERAL INTERRUPT ENABLE REGISTER 6

REGISTER	10-14: PIR3:	PERIPHERA	L INTERRU	PT REQUES	T REGISTER	3	
R-0	R-0	R-0	R-0	U-0	U-0	R/W/HS-0/0	R/W/HS-0/0
RC2IF	TX2IF	RC1IF	TX1IF	_	_	BCL1IF	SSP1IF
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
u = Bit is un	changed	x = Bit is unk	nown	-n/n = Value	at POR and BO	R/Value at all c	other Resets
'1' = Bit is se	et	'0' = Bit is cle	ared	HS = Hardwa	are clearable		
bit 7	RC2IF: EUSA 1 = The EUS 0 = The EUS	ART2 Receive ART2 receive ART2 receive	Interrupt Flag buffer is not e buffer is empt	(read-only) bit mpty (contains y	(1) at least one by	rte)	
bit 6	 TX2IF: EUSART2 Transmit Interrupt Flag (read-only) bit⁽¹⁾ 1 = The EUSART2 transmit buffer contains at least one unoccupied space 0 = The EUSART2 transmit buffer is currently full. The application firmware should not write to TXxREG 						
bit 5	RC1IF: EUSA 1 = The EUS 0 = The EUS	ART1 Receive SART1 receive SART1 receive	Interrupt Flag buffer is not e buffer is empt	(read-only) bit mpty (contains y	(1) at least one by	rte)	
bit 4	TX1IF: EUSA	RT1 Transmit	Interrupt Flag	(read-only) bit	(2)		
	1 = The EUS 0 = The EUS TXxREG	SART1 transm SART1 transm Gagain, until m	it buffer contai hit buffer is cu ore room beco	ins at least one urrently full. T omes available	e unoccupied sp he application t in the transmit	ace firmware shoul buffer.	d not write to
bit 3-2	Unimplemen	ted: Read as '	0'				
bit 1	BCL1IF: MSS	SP1 Bus Collis	ion Interrupt F	lag bit			
	1 = A bus co 0 = No bus c	llision was dete collision was de	ected (must be tected	e cleared in so	ftware)		
bit 0	SSP1IF: Synd 1 = The Tran 0 = Waiting fo	chronous Seria Ismission/Rece or the Transmi	I Port (MSSP ption/Bus Co ssion/Reception	1) Interrupt Fla ndition is comp on/Bus Conditi	g bit blete (must be cl on in progress	leared in softwa	are)
Note 1: T ti	The RCxIF flag is a imes to remove al	a read-only bit. Il bytes from th	To clear the F	RCxIF flag, the er.	firmware must	read from RCx	REG enough
2 : T tł T	The TXxIF flag is a he firmware must TXxIF flag does no	a read-only bit, write enough o ot indicate trans	indicating if th data to TXxRE smit completio	nere is room in G to complete on (use TRMT	the transmit bu ly fill all availabl for this purpose	ffer. To clear th le bytes in the t instead).	e TXxIF flag, ouffer. The
Note: I	nterrupt flag bits a	re set when an	interrupt				

NOLC.	interrupt hay bits are set when an interrupt
	condition occurs, regardless of the state of
	its corresponding enable bit or the Global
	Enable bit, GIE, of the INTCON register.
	User software should ensure the
	appropriate interrupt flag bits are clear
	prior to enabling an interrupt.

© 2017 Microchip Technology Inc.

12.0 WINDOWED WATCHDOG TIMER (WWDT)

The Windowed Watchdog Timer (WWDT) is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events. The Windowed Watchdog Timer (WWDT) differs in that CLRWDT instructions are only accepted when they are performed within a specific window during the time-out period.

The WWDT has the following features:

- Selectable clock source
- Multiple operating modes
 - WWDT is always on
 - WWDT is off when in Sleep
 - WWDT is controlled by software
 - WWDT is always off
- Configurable time-out period is from 1 ms to 256 seconds (nominal)
- Configurable window size from 12.5 to 100 percent of the time-out period
- Multiple Reset conditions
- · Operation during Sleep



© 2017 Microchip Technology Inc.

14.7 Register Definitions: PORTC

REGISTER 14-18: PORTC: PORTC REGISTER

R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
RC7	RC6	—	RC4	RC3	RC2	RC1	RC0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	RC<7:6>: PORTC General Purpose I/O Pin bits ⁽¹⁾ 1 = Port pin is ≥ VIH 0 = Port pin is ≤ VIL
bit 5	Unimplemented: Read as '0'.
bit 4-0	RC<4:0> : PORTC General Purpose I/O Pin bits ⁽¹⁾ 1 = Port pin is \geq VIH 0 = Port pin is $<$ VII

Note 1: Writes to PORTC are actually written to corresponding LATC register. Reads from PORTC register is return of actual I/O pin values.

REGISTER 14-19: TRISC: PORTC TRI-STATE REGISTER

R/W-1/1	R/W-1/1	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
TRISC7	TRISC6	—	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	TRISC<7:6>: PORTC Tri-State Control bits
	1 = PORTC pin configured as an input (tri-stated)
	0 = PORTC pin configured as an output
bit 5	Unimplemented: Read as '0'.
bit 4-0	TRISC<4:0>: PORTC Tri-State Control bits
	1 = PORTC pin configured as an input (tri-stated)
	0 = PORTC pin configured as an output

14.10.6 ANALOG CONTROL

The ANSELE register (Register 14-4) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELE bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELE bits has no effect on digital output functions. A pin with its TRIS bit clear and its ANSEL bit set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note:	The ANSELE bits default to the Analog					
	mode after Reset. To use any pins as					
	digital general purpose or peripheral					
	inputs, the corresponding ANSEL bits					
	must be initialized to '0' by user software.					

14.10.7 WEAK PULL-UP CONTROL

The WPUE register (Register 14-5) controls the individual weak pull-ups for each PORT pin.

14.10.8 PORTE FUNCTIONS AND OUTPUT PRIORITIES

Each PORTE pin is multiplexed with other functions.

Each pin defaults to the PORT latch data after Reset. Other output functions are selected with the peripheral pin select logic or by enabling an analog output, such as the DAC. See **Section 15.0 "Peripheral Pin Select (PPS) Module"** for more information.

Analog input functions, such as ADC and comparator inputs are not shown in the peripheral pin select lists. Digital output functions may continue to control the pin when it is in Analog mode.

REGISTER 19-2: ADCON1: ADC CONTROL REGISTER 1

R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0	R/W-0/0
PPOL	IPEN	GPOL	-	-	-	-	DSEN
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 **PPOL:** Precharge Polarity bit If PRE>0x00:

PPOI	Action During 1st Precharge Stage						
FFUL	External (selected analog I/O pin)	Internal (AD sampling capacitor)					
1	Connected to VDD	C _{HOLD} connected to Vss					
0	Connected to Vss	C _{HOLD} connected to VDD					

Otherwise:

The bit is ignored

bit 6 IPEN: A/D Inverted Precharge Enable bit

If DSEN = 1

- 1 = The precharge and guard signals in the second conversion cycle are the opposite polarity of the first cycle
- 0 = Both Conversion cycles use the precharge and guards specified by ADPPOL and ADGPOL

Otherwise:

The bit is ignored

bit 5 **GPOL:** Guard Ring Polarity Selection bit

- 1 = ADC guard Ring outputs start as digital high during Precharge stage
- 0 = ADC guard Ring outputs start as digital low during Precharge stage

bit 4-1 Unimplemented: Read as '0'

- bit 0 DSEN: Double-sample enable bit
 - 1 = Two conversions are performed on each trigger. Data from the first conversion appears in PREV
 - 0 = One conversion is performed for each trigger

26.1 Timer1 Operation

The Timer1 modules are 16-bit incrementing counters which are accessed through the TMR1H:TMR1L register pairs. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

The timer is enabled by configuring the TMR1ON and GE bits in the T1CON and T1GCON registers, respectively. Table 26-1 displays the Timer1 enable selections.

TABLE 26-1: TIMER1 ENABLE SELECTIONS

TMR10N	TMR1GE	Timer1 Operation
1	1	Count Enabled
1	0	Always On
0	1	Off
0	0	Off

26.2 Clock Source Selection

The T1CLK register is used to select the clock source for the timer. Register 26-3 shows the possible clock sources that may be selected to make the timer increment.

26.2.1 INTERNAL CLOCK SOURCE

When the internal clock source Fosc is selected, the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the respective Timer1 prescaler.

When the Fosc internal clock source is selected, the timer register value will increment by four counts every instruction clock cycle. Due to this condition, a 2 LSB error in resolution will occur when reading the TMR1H:TMR1L value. To utilize the full resolution of the timer in this mode, an asynchronous input signal must be used to gate the timer clock input.

Out of the total timer gate signal sources, the following subset of sources can be asynchronous and may be useful for this purpose:

- CLC4 output
- CLC3 output
- CLC2 output
- CLC1 output
- · Zero-Cross Detect output
- · Comparator2 output
- Comparator1 output
- TxG PPS remappable input pin

26.2.2 EXTERNAL CLOCK SOURCE

When the timer is enabled and the external clock input source (ex: T1CKI PPS remappable input) is selected as the clock source, the timer will increment on the rising edge of the external clock input.

When using an external clock source, the timer can be configured to run synchronously or asynchronously, as described in Section 26.5 "Timer Operation in Asynchronous Counter Mode".

When used as a timer with a clock oscillator, an external 32.768 kHz crystal can be used connected to the SOSCI/SOSCO pins.

- **Note:** In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:
 - · The timer is first enabled after POR
 - Firmware writes to TMR1H or TMR1L
 - · The timer is disabled
 - The timer is re-enabled (e.g., TMR1ON-->1) when the T1CKI signal is currently logic low.

REGISTER 28-10: SMTxCPRL: SMT CAPTURED PERIOD REGISTER – LOW BYTE

R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x
			SMTx0	CPR<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable bit		U = Unimpler	nented bit, read	1 as '0'	
u = Bit is uncha	inged	x = Bit is unknow	'n	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is cleared	b				

bit 7-0 SMTxCPR<7:0>: Significant bits of the SMT Period Latch – Low Byte

REGISTER 28-11: SMTxCPRH: SMT CAPTURED PERIOD REGISTER - HIGH BYTE

R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x
			SMTxCF	PR<15:8>			
bit 7							bit 0
Legend:							
R = Readable bi	t	W = Writable bit		U = Unimpler	mented bit, read	d as '0'	

R = Readable bit	VV = VVritable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SMTxCPR<15:8>: Significant bits of the SMT Period Latch – High Byte

REGISTER 28-12: SMTxCPRU: SMT CAPTURED PERIOD REGISTER – UPPER BYTE

R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x
			SMTxCPI	R<23:16>			
bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SMTxCPR<23:16>: Significant bits of the SMT Period Latch – Upper Byte

© 2017 Microchip Technology Inc.



© 2017 Microchip Technology Inc.

Preliminary

33.7 BAUD RATE GENERATOR

The MSSP module has a Baud Rate Generator available for clock generation in both I²C and SPI Master modes. The Baud Rate Generator (BRG) reload value is placed in the SSPxADD register (Register 33-6). When a write occurs to SSPxBUF, the Baud Rate Generator will automatically begin counting down.

Once the given operation is complete, the internal clock will automatically stop counting and the clock pin will remain in its last state.

An internal signal "Reload" in Figure 33-40 triggers the value from SSPxADD to be loaded into the BRG counter. This occurs twice for each oscillation of the

module clock line. The logic dictating when the reload signal is asserted depends on the mode the MSSP is being operated in.

Table 33-4 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPxADD.

EQUATION 33-1:

 $FCLOCK = \frac{FOSC}{(SSP1ADD + 1)(4)}$

FIGURE 33-40: BAUD RATE GENERATOR BLOCK DIAGRAM



Note: Values of 0x00, 0x01 and 0x02 are not valid for SSPxADD when used as a Baud Rate Generator for I²C. This is an implementation limitation.

TABLE 33-2: MSSP CLOCK RATE W/BRG

Fosc	Fcy	BRG Value	FCLOCK (2 Rollovers of BRG)
32 MHz	8 MHz	13h	400 kHz
32 MHz	8 MHz	19h	308 kHz
32 MHz	8 MHz	4Fh	100 kHz
16 MHz	4 MHz	09h	400 kHz
16 MHz	4 MHz	0Ch	308 kHz
16 MHz	4 MHz	27h	100 kHz
4 MHz	1 MHz	09h	100 kHz

Note: Refer to the I/O port electrical specifications in Table 39-4 to ensure the system is designed to support I/O requirements.

918hUnringle-mentadU917h	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page		
SICD	51Bh	—		Unimplemented									
6 DnUnitySet UnitySet Unity<	51Ch	_	Unimplemented										
94B0	51Dh	—	Unimplemented										
61PhUnimplementedI58Ch	51Eh	—		Unimplemented									
SeCnUnimplementedSec68PnSecSecSecSec68PnSecSecSecSec68PnSecSecSecSec68PnSecSecSecSecSec598nSecSecSecSecSec598nSecSecSecSecSec598nSecSecSecSecSec598nSecSecSecSecSec598nSecSecSecSecSec598nSecSecSecSecSec598nSecSecSecSecSec598nSecSecSecSecSec598nSecSecSecSecSec598nSecSecSecSecSec598nSecSecSecSecSec598nSecSecSecSecSec598nSecSecSecSecSec598nSecSecSecSecSec598nTotsSecSecSecSec598nTotsSecSecSecSec598nTotsSecSecSec </td <td>51Fh</td> <td>_</td> <td></td> <td></td> <td></td> <td>Unimple</td> <td>emented</td> <td></td> <td></td> <td></td> <td></td>	51Fh	_				Unimple	emented						
680h581h590h591h592h<	58Ch	_		Unimplemented									
SeBn	58Dh	—		Unimplemented									
SePhUnimplemented590hUnimplemented593hUnimplemented593hUnimplemented594hUnimplemented594hUnimplemented594hUnimplemented594hUnimplemented594hUnimplemented594hUnimplemented594hUnimplemented594hUnimplemented594hUnimplemented594h594h594h594h594h594h594h594h<	58Eh	_		Unimplemented									
500hUnimplementedU591h593hUnimplemented593hUnimplemented594hUnimplemented596hUnimplemented596hUnimplemented596hUnimplemented596hUnimplemented596hUnimplemented596hUnimplemented596hUnimplemented596hUnimplemented596hUnimplemented596h596h596h596h596h596h596h596h596h596h596h596h596h596h </td <td>58Fh</td> <td>_</td> <td></td> <td colspan="10">Unimplemented</td>	58Fh	_		Unimplemented									
6n in62nImage623nImage634nImage634nImage636nImage636nImage636nImage636nImage636nImage636nImage637nImage637nImage637nImage638nImage639nImage639nImage639nImage639nImage639nImage639nImage639nImage639nTMR0HImage1590nTMR0HImage6391nTMCON0TOE70001TOEN6391nTOCON0TOEN640nCWG10BR650nCWG10BR650nCWG10BR	590h	_				Unimple	emented						
682h	591h	—				Unimple	emented						
93h Unimplemented 93h <	592h	_				Unimple	emented						
694h — Unimplemented Use of the term of term	593h	_				Unimpl	emented						
695hUnimplemented696hUnimplemented59597hUnimplemented59598hUnimplemented59699hUnimplemented59598hUnimplemented59598hUnimplemented59598hUnimplemented59598hUnimplemented59690hTMR0HTMR0H50592hTMR0HTMR0H50592hTOCON1TOCS<20>50368600hCWG1CKCON10600hCWG1CBR10600hCWG1DBR10600hCWG1DBR10600hCWG1DBR10611hCWG1C0N0ENLD10612hCWG1AS1POLDPOLCPOLBPOLA613hCWG1AS1489613h618h489619h489619h	594h					Unimple	emented						
596h — Unimplemented Unimplemented Imagemented Imagem	595h					Unimple	emented						
\$97hUnimplementedImage: Second Condition of Condit	596h					Unimple	emented						
S98hUnimplemented599hUnimplemented595594hUnimplemented595596hUnimplemented595597hTMROLTMROL595597hTOCN0TOENTO1681TTOUTPS<3.0>368597hTOCON1TOCS<2.0>TO1681TTOUTPS<3.0>369602hCWG1CLKCON492605hCWG1DBRIS<3.0>492605hCWG1DBRIS<3.0>492605hCWG1DBRIS<3.0>482605hCWG1DBFIS<3.0>482605hCWG1DBFIS<3.0>482619hCWG1CN0ENLDMODE619hCWG1CN0ENLDMODE619hCWG1AS1ISAC<1.0>619hOVRDOVRCOVRBOVRASTRDSTRESTRA619hUnimplemented619hUnimplemented619h619h619h	597h					Unimple	emented						
599hUnimplemented59AhUnimplemented59BhUnimplemented59ChTMR0LTMR0HTMR0H59DhTMR0HTOCN0TOENT00UTT016BITT00UTPS<3:0-	598h					Unimple	emented						
	599h	—				Unimple	emented						
59Bh Unimplemented TMROL TMROL TMROL TMROH Second Second TMROL TMROH Second	59Ah	—				Unimple	emented						
	59Bh	—		Unimplemented									
	59Ch	TMR0L				TM	R0L						
TOPRTOPRTOUTPS<3:0>S6859FhTOCON1TOCS<2:0>TOASYNCTOCKPS<3:0>36859FhTOCON1TOCS<2:0>TOASYNCTOCKPS<3:0>36960ChCWG1CLKCON49260DhCWG1DBR49260EhCWG1DBR49260EhCWG1DBR48860FhCWG1DBFDBF<5:0>488610hCWG1CON0ENLDMODE<2:0	59Dh	TMR0H		TMR0H									
59EhTOCONOTOEN—TOOUTTO16BITTOOUTPS<3.0>36859FhTOCON1TOCS<2.0>TOASYNCTOCKPS<3.0>36960ChCWG1CLKCON——————36960DhCWG1BM——————CS49260EhCWG1DBR—————US3.0>49260EhCWG1DBF————BR<5.0>488610hCWG1CON0ENLD———MODE<2.0>486611hCWG1CON1——IN—POLDPOLCPOLBPOLA487612hCWG1AS0SHUT- DOWNRENLSBC<1.0>LSAC<1.0>——489613hCWG1AS1————AS4EAS3EAS2EAS1EAS0E490614hCWG1STROVRDOVRCOVRBOVRASTRDSTRCSTRBSTRA491615h—————————			TOPR										
S9Fh T0CON1 T0CS<2:0> T0ASYNC T0CKPS<3:0> 369 60Ch CWG1CLKCON - - - - - CS 492 60Dh CWG1DBR - - - - - CS 492 60Eh CWG1DBR - - - DBF<5:0> 488 60Fh CWG1DBF - - DBF<5:0> 488 610h CWG1DBF - - MODE<2:0> 488 611h CWG1CON1 - - NODE POLA 487 611h CWG1AS0 SHUT- DOWN REN LSBD<1:0> LSAC<1:0> - - - 489 613h CWG1AS1 - - - AS4E AS3E AS2E AS1E AS0E 490 614h CWG1STR OVRD OVRC OVRB OVRA STRD STRC STRB STRA 491 615h -	59Eh	T0CON0	T0EN	_	TOOUT	T016BIT		T0OU	TPS<3:0>		368		
60Ch CWG1CLKCON CS 492 60Dh CWG1LM IS<3:0> 492 60Eh CWG1DBR IS<3:0> 492 60Eh CWG1DBR BR<	59Fh	T0CON1		T0CS<2:0>	•	TOASYNC		TOCK	(PS<3:0>		369		
60Dh CWG1ISM IS<3.0> 492 60Eh CWG1DBR DBR<5:0> 488 60Fh CWG1DBF DBR<5:0> 488 610h CWG1DBF DBF<5:0> 488 610h CWG10D0 EN LD MODE 486 611h CWG1C0N0 EN LD MODE POLA 487 611h CWG1AS0 SHUT- DOWN REN LSBD<1:0> LSAC<1:0> 489 613h CWG1AS1 AS4E AS3E AS2E AS1E AS0E 490 614h CWG1STR OVRD OVRC OVRB OVRA STRD STRC STRB STRA 491 615h Unimplemented	60Ch	CWG1CLKCON	_	—	_	—	_	—	_	CS	492		
60EhCWG1DBRDBR<5:0>48860FhCWG1DBFDBF<5:0>488610hCWG1DBFMODE<2:0>486611hCWG1CON0ENLDMODE<2:0>486611hCWG1CON1INPOLDPOLCPOLBPOLA487612hCWG1AS0SHUT- DOWNRENLSBD<1:0>LSAC<1:0>489613hCWG1AS1AS4EAS3EAS2EAS1EAS0E490614hCWG1STROVRDOVRCOVRBOVRASTRDSTRCSTRBSTRA491615hUnimplementedSTRCSTRBSTRA491616hUnimplemented618hUnimplemented618hUnimplemented618hUnimplemented618hUnimplemented618hUnimplemented618hUnimplemented618hUnimplemented618hUnimplemented	60Dh	CWG1ISM	_	—	_	_		IS	<3:0>	•	492		
$\begin{array}{ c c c } \hline 00Fh & CWG1DBF & - & - & - & DF <5:0> & 488 \\ \hline 610h & CWG1CON0 & EN & LD & - & - & - & MODE <2:0> & 486 \\ \hline 611h & CWG1CON1 & - & - & IN & - & POLD & POLC & POLB & POLA & 487 \\ \hline 612h & CWG1AS0 & SHUT DOWN & REN & LSBD <1:0> & LSAC <1:0> & - & - & 489 \\ \hline 613h & CWG1AS1 & - & - & - & AS4E & AS3E & AS2E & AS1E & AS0E & 490 \\ \hline 614h & CWG1STR & OVRD & OVRC & OVRB & OVRA & STRD & STRC & STRB & STRA & 491 \\ \hline 615h & - & & & & & & \\ \hline 616h & - & & & & & & \\ \hline 616h & - & & & & & & \\ \hline 617h & - & & & & & & \\ \hline 617h & - & & & & & & \\ \hline 618h & - & & & & & & \\ \hline 617h & - & & & & & \\ \hline 618h & - & & & & & \\ \hline 618h & - & & & & & \\ \hline 619h & - & & & & & \\ \hline 619h & - & & & & & \\ \hline 619h & - & & & & & \\ \hline 619h & - & & & & & \\ \hline 619h & - & & & & & \\ \hline 619h & - & & & & & \\ \hline 619h & - & & & & & \\ \hline 619h & - & & & & \\ \hline 619h & - & & & & \\ \hline 619h & - & & & & \\ \hline 619h & - & & & & \\ \hline 619h & - & & & & \\ \hline 619h & - & & & & \\ \hline 619h & - & & & & \\ \hline 619h & - & & & & \\ \hline 610h & - & & & & \\ \hline 611h & - & & & & \\ \hline 612h & - & & & & \\ \hline 612h & - & & & & \\ \hline 612h & - & & & & \\ \hline 612h & - & & & & \\ \hline 612h & - & & & & \\ \hline 612h & - & & \\ \hline 612h $	60Eh	CWG1DBR	_	—			DBF	२<5:0>			488		
$\begin{array}{c c c c c c } \hline \begin{tabular}{ c c c } \hline \begin{tabular}{ c c c } \hline \begin{tabular}{ c c } \hline \hline \begin{tabular}{ c c$	60Fh	CWG1DBF	_	—			DB	=<5:0>			488		
$\begin{array}{c c c c c c } \hline \mbox{CWG1CON1} & - & - & \mbox{IN} & - & \mbox{POLD} & \mbox{POLC} & \mbox{POLB} & \mbox{POLA} & \mbox{487} \\ \hline \mbox{612h} & \mbox{CWG1AS0} & \mbox{SHUT} & \mbox{REN} & \mbox{LSBD<1:0} & \mbox{LSBD<1:0} & \mbox{LSAC<1:0} & - & \mbox{ISAC} & \mbox{A82E} & \mbox{AS1E} & \mbox{AS2E} & \mbox{AS1E} & \mbox{AS0E} & \mbox{490} \\ \hline \mbox{613h} & \mbox{CWG1AS1} & - & - & \mbox{IND} & \mbox{OVRD} & \mbox{OVRD} & \mbox{OVRD} & \mbox{OVRB} & \mbox{OVRA} & \mbox{STRD} & \mbox{STRC} & \mbox{STRB} & \mbox{STRA} & \mbox{491} \\ \hline \mbox{615h} & & & \mbox{Inimplemented} & \mbox$	610h	CWG1CON0	EN	LD	_	—	_		MODE<2:0>		486		
612h $CWG1AS0$ $SHUT-DOWN$ REN $LSBD<1:0>$ $LSAC<1:0>$ $ 489$ $613h$ $CWG1AS1$ $ AS4E$ $AS3E$ $AS2E$ $AS1E$ $AS0E$ 490 $614h$ $CWG1STR$ $OVRD$ $OVRC$ $OVRB$ $OVRA$ $STRD$ $STRC$ $STRB$ $STRA$ 491 $615h$ $ Unimplemented$ $GTRB$ $STRA$ 491 $616h$ $ Unimplemented$ $GTRB$ $STRA$ 491 $617h$ $ Unimplemented$ $GTRB$ $STRB$ $STRA$ 491 $618h$ $ Unimplemented$ $GTRB$ $GTRBB$ $GTRBB$ $GTRBB$ $GTRBB$ $GTRBB$ $GTRBBB$ $GTRBBB$ $GTRBBBB$ $GTRBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB$	611h	CWG1CON1	_	—	IN	—	POLD	POLC	POLB	POLA	487		
613h CWG1AS1 - - AS4E AS3E AS2E AS1E AS0E 490 614h CWG1STR OVRD OVRC OVRB OVRA STRD STRC STRB STRA 491 615h - - Unimplemented STRD STRC STRB STRA 491 616h - - Unimplemented STRD	612h	CWG1AS0	SHUT- DOWN	REN	LSB	D<1:0>	LSAC	C<1:0>	—	—	489		
614h CWG1STR OVRD OVRC OVRB OVRA STRD STRC STRB STRA 491 615h Unimplemented Unimplemented Image: Strassing of the	613h	CWG1AS1	_	—	_	AS4E	AS3E	AS2E	AS1E	AS0E	490		
615hUnimplemented616hUnimplemented617hUnimplemented618hUnimplemented619hUnimplemented614hUnimplemented618h618h618h </td <td>614h</td> <td>CWG1STR</td> <td>OVRD</td> <td>OVRC</td> <td>OVRB</td> <td>OVRA</td> <td>STRD</td> <td>STRC</td> <td>STRB</td> <td>STRA</td> <td>491</td>	614h	CWG1STR	OVRD	OVRC	OVRB	OVRA	STRD	STRC	STRB	STRA	491		
616hUnimplemented617hUnimplemented618hUnimplemented619hUnimplemented61AhUnimplemented61BhUnimplemented61ChUnimplemented61DhUnimplemented61EhUnimplemented61FhUnimplemented61FhUnimplemented61FhUnimplemented61FhUnimplemented68ChUnimplemented	615h	_				Unimple	emented						
617hUnimplemented618hUnimplemented619hUnimplemented61AhUnimplemented61BhUnimplemented61ChUnimplemented61DhUnimplemented61EhUnimplemented61EhUnimplemented61FhUnimplemented68ChUnimplemented	616h	_				Unimple	emented						
618hUnimplemented619hUnimplemented61AhUnimplemented61BhUnimplemented61ChUnimplemented61ChUnimplemented61DhUnimplemented61EhUnimplemented61EhUnimplemented61FhUnimplemented68ChUnimplemented	617h	_				Unimple	emented						
619h—Unimplemented61Ah—Unimplemented61Bh—Unimplemented61Ch—Unimplemented61Dh—Unimplemented61Eh—Unimplemented61Fh—Unimplemented68Ch—Unimplemented	618h	_				Unimpl	emented						
61AhUnimplemented61BhUnimplemented61ChUnimplemented61DhUnimplemented61EhUnimplemented61FhUnimplemented68ChUnimplemented	619h	_				Unimpl	emented						
61Bh — Unimplemented 61 61Ch — Unimplemented 61 61Dh — Unimplemented 61 61Eh — Unimplemented 61 61Fh — Unimplemented 61 68Ch — Unimplemented 61	61Ah	_		Unimplemented									
61Ch — Unimplemented 61Dh — Unimplemented 61Eh — Unimplemented 61Fh — Unimplemented 68Ch — Unimplemented	61Bh			Unimplemented									
61Dh Unimplemented 61Eh Unimplemented 61Fh Unimplemented 68Ch Unimplemented	61Ch			Unimplemented									
61Eh — Unimplemented 61Fh — Unimplemented 68Ch — Unimplemented	61Dh	—				Unimpl	emented						
61Fh — Unimplemented 68Ch — Unimplemented	61Eh	—		Unimplemented									
68Ch — Unimplemented	61Fh	—		Unimplemented									
	68Ch	_		Unimplemented									

TABLE 38-1: REGISTER FILE SUMMARY FOR PIC16(L)F19155/56/75/76/85/86 DEVICES

Legend: x = unknown, u = unchanged, g = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.
 Note 1: Unimplemented data memory locations, read as '0'.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page		
1EEBh	_				Unimpl	emented						
1EECh	_	Unimplemented										
1EEDh	_	Unimplemented										
1EEEh	—	Unimplemented										
1EEFh	_		Unimplemented									
1F0Ch	_		Unimplemented									
1F0Dh			Unimplemented									
1F0Eh	—		Unimplemented									
1F0Fh	—				Unimpl	emented	[
1F10h	RA0PPS	—	_	_	RA0PPS4	RA0PPS3	RA0PPS2	RA0PPS1	RA0PPS0	265		
1F11h	RA1PPS	_	—	-	RA1PPS4	RA1PPS3	RA1PPS2	RA1PPS1	RA1PPS0	265		
1F12h	RA2PPS	—	—	_	RA2PPS4	RA2PPS3	RA2PPS2	RA2PPS1	RA2PPS0	265		
1F13h	RA3PPS	—	—	_	RA3PPS4	RA3PPS3	RA3PPS2	RA3PPS1	RA3PPS0	265		
1F14h	RA4PPS	—	—	-	RA4PPS4	RA4PPS3	RA4PPS2	RA4PPS1	RA4PPS0	265		
1F15h	RA5PPS	—	—	_	RA5PPS4	RA5PPS3	RA5PPS2	RA5PPS1	RA5PPS0	265		
1F16h	RA6PPS	—	—	—	RA6PPS4	RA6PPS3	RA6PPS2	RA6PPS1	RA6PPS0	265		
1F17h	RA7PPS	—	—	—	RA7PPS4	RA7PPS3	RA7PPS2	RA7PPS1	RA7PPS0	265		
1F18h	RB0PPS	—	—	-	RB0PPS4	RB0PPS3	RB0PPS2	RB0PPS1	RB0PPS0	265		
1F19h	RB1PPS	—	—	—	RB1PPS4	RB1PPS3	RB1PPS2	RB1PPS1	RB1PPS0	265		
1F1Ah	RB2PPS	—	—	—	RB2PPS4	RB2PPS3	RB2PPS2	RB2PPS1	RB2PPS0	265		
1F1Bh	RB3PPS	—	—	—	RB3PPS4	RB3PPS3	RB3PPS2	RB3PPS1	RB3PPS0	265		
1F1Ch	RB4PPS	—	_	—	RB4PPS4	RB4PPS3	RB4PPS2	RB4PPS1	RB4PPS0	265		
1F1Dh	RB5PPS	—	—	—	RB5PPS4	RB5PPS3	RB5PPS2	RB5PPS1	RB5PPS0	265		
1F1Eh	RB6PPS	—		—	RB6PPS4	RB6PPS3	RB6PPS2	RB6PPS1	RB6PPS0	265		
1F1Fh	RB7PPS	—		—	RB7PPS4	RB7PPS3	RB7PPS2	RB7PPS1	RB7PPS0	265		
1F20h	RC0PPS	—	—	_	RC0PPS4	RC0PPS3	RC0PPS2	RC0PPS1	RC0PPS0	265		
1F21h	RC1PPS	—	—	—	RC1PPS4	RC1PPS3	RC1PPS2	RC1PPS1	RC1PPS0	265		
1F22h	RC2PPS	—	—	_	RC2PPS4	RC2PPS3	RC2PPS2	RC2PPS1	RC2PPS0	265		
1F23h	RC3PPS	—	—	—	RC3PPS4	RC3PPS3	RC3PPS2	RC3PPS1	RC3PPS0	265		
1F24h	RC4PPS	—	—	—	RC4PPS4	RC4PPS3	RC4PPS2	RC4PPS1	RC4PPS0	265		
1F25h	—				Unimpl	emented						
1F26h	RC6PPS	—	—	—	RC6PPS4	RC6PPS3	RC6PPS2	RC6PPS1	RC6PPS0	265		
1F27h	RC7PPS	—	—	—	RC7PPS4	RC7PPS3	RC7PPS2	RC7PPS1	RC7PPS0	265		
1F28h	RD0PPS	—	—	_	RD0PPS4	RD0PPS3	RD0PPS2	RD0PPS1	RD0PPS0	265		
1F29h	RD1PPS	_	—	_	RD1PPS4	RD1PPS3	RD1PPS2	RD1PPS1	RD1PPS0	265		
1F2Ah	RD2PPS	_	_	_	RD2PPS4	RD2PPS3	RD2PPS2	RD2PPS1	RD2PPS0	265		
1F2Bh	RD3PPS	—		_	RD3PPS4	RD3PPS3	RD3PPS2	RD3PPS1	RD3PPS0	265		
1F2Ch	RD4PPS	_	—	_	RD4PPS4	RD4PPS3	RD4PPS2	RD4PPS1	RD4PPS0	265		
1F2Dh	RD5PPS	_	—	_	RD5PPS4	RD5PPS3	RD5PPS2	RD5PPS1	RD5PPS0	265		
1F2Eh	RD6PPS	_	—	_	RD6PPS4	RD6PPS3	RD6PPS2	RD6PPS1	RD6PPS0	265		
1F2Fh	RD7PPS	_	_	_	RD7PPS4	RD7PPS3	RD7PPS2	RD7PPS1	RD7PPS0	265		
1F30h	RE0PPS	_	_	_	RE0PPS4	RE0PPS3	RE0PPS2	RE0PPS1	RE0PPS0	265		
1F31h	RE1PPS	_	_	_	RF1PPS4	RE1PPS3	RE1PPS2	RF1PPS1	RE1PPS0	265		
1F32h	RE2PPS	_	_	_	RE2PPS4	RE2PPS3	RE2PPS2	RE2PPS1	RE2PPS0	265		

TABLE 38-1:REGISTER FILE SUMMARY FOR PIC16(L)F19155/56/75/76/85/86 DEVICES

Note 1: Unimplemented data memory locations, read as '0'.

39.4 AC Characteristics



PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X] ⁽¹⁾ -	Ť	<u>/xx</u>	xxx	Exa	mples	:
Device	Tape and Reel Option	Temperature Range	e Package	Pattern	a)	PIC16 Indust TQFP	(L)F19185/86 - I/PT rial temperature package
Device:	PIC16F19155, PIC16F19156, PIC16F19175, PIC16F19176, PIC16F19176, PIC16F19185, PIC16F19186,	PIC16(L)F1915 PIC16(L)F1915 PIC16(L)F1917 PIC16(L)F1917 PIC16(L)F1918 PIC16(L)F1918	5 6 5 6 5 6				
Tape and Reel Option:	Blank = Stan T = Tape	dard packaging and Reel ⁽¹⁾	(tube or tray)				
Temperature Range:	I = -40 E = -40	°C to	(Industrial) (Extended)		Note	9 1:	Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering nurnoses and
Package: ⁽²⁾	SS = 28-1 SO = 28-1 MV = 28-1 P = 40-1 PV = 40-1 PT = 44-1 MV = 48-1 PT = 48-1	ead SSOP ead SOIC ead SPDIP ead UQFN ead PDIP ead UQFN ead TQFP ead UQFN ead TQFP				2:	is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option. Small form-factor packaging options may be available. Please check <u>www.microchip.com/packaging</u> for small-form factor package availability, or contact your local Sales Office.
Pattern:	QTP, SQTP, C (blank otherwis	ode or Special F se)	Requirements				