



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 20x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf19156t-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Τ
<u></u>
6
F
F
19
1
្រុ
5
16
5
7
5
86

TABLE 1:PIC16(L)F191XX FAMILY TYPES

Device	Data Sheet Index	Program Flash Memory (kW/KB)	DataEE (bytes)	Data SRAM (bytes)	I/O Pins	12-bit ADC (ch)	5-bit DAC	Comparator	8-bit/ (with HLT) Timer	16-bit Timer	Window Watchdog Timer (WWDT)	CCP/10-bit PWM	CWG	CLC	Zero-Cross Detect	Temperature Indicator	Memory Access Partition	Device Information Area	EUSART/ I ² C/SPI	Peripheral Pin Select	Peripheral Module Disable	Debug ⁽¹⁾	LCD Segments (Max)	LCD Charge Pump/ Bias Generator
PIC16(L)F19155	(A)	8/14	256	1024	24	20	1	2	2	2	Y	2/2	1	4	Y	Y	Y	Y	2/1	Y	Y	Ι	96	Y/Y
PIC16(L)F19156	(A)	16/28	256	2048	24	20	1	2	2	2	Y	2/2	1	4	Υ	Υ	Y	Y	2/1	Y	Y	Ι	96	Y/Y
PIC16(L)F19175	(A)	8/14	256	1024	35	31	1	2	2	2	Y	2/2	1	4	Υ	Υ	Y	Y	2/1	Y	Y	Ι	184	Y/Y
PIC16(L)F19176	(A)	16/28	256	2048	35	31	1	2	2	2	Y	2/2	1	4	Υ	Υ	Y	Y	2/1	Y	Y	Ι	184	Y/Y
PIC16(L)F19185	(A)	8/14	256	1024	43	39	1	2	2	2	Y	2/2	1	4	Υ	Υ	Y	Y	2/1	Y	Y	Ι	248	Y/Y
PIC16(L)F19186	(A)	16/28	256	2048	43	39	1	2	2	2	Y	2/2	1	4	Υ	Υ	Y	Y	2/1	Y	Y	Ι	248	Y/Y
PIC16(L)F19195	(B)	8/14	256	1024	59	45	1	2	2	2	Y	2/2	1	4	Y	Y	Y	Y	2/1	Y	Y	Ι	360	Y/Y
PIC16(L)F19196	(B)	16/28	256	2048	59	45	1	2	2	2	Y	2/2	1	4	Y	Y	Y	Y	2/1	Y	Y	Ι	360	Y/Y
PIC16(L)F19197	(B)	32/56	256	4096	59	45	1	2	2	2	Y	2/2	1	4	Y	Y	Y	Y	2/1	Y	Y	Ι	360	Y/Y

Note 1: I – Debugging integrated on chip.

Data Sheet Index (Unshaded devices are described in this document):

A. Future Release PIC16(L)F19155/56/75/76/85/86 Data Sheet, 28/40/44/48-Pin

B. DS40001873 PIC16(L)F19195/6/7 Data Sheet, Full-Featured 64-Pin Microcontrollers

Note: For other small form-factor package availability and marking information, please visit www.microchip.com/packaging or contact your local sales office.

upt-on-Change

RTCC

СD

EUSART

CLC

MSSP

iigh Current

Pull-up

Basic

17 Microchip Techr	1/O(₂₎	40-Pin PDIP	40-Pin UQFN	44-Pin TQFP	44-Pin QFN	ADC	Reference	Comparator
Nology	RC0	15	30	32	34			
lnc.	RC1	16	31	35	35	-	Ι	_
	RC2	17	32	36	36	ANC2		_
	RC3	18	33	37	37	ANC3		-
	RC4	23	38	42	42	ANC4		_

		4	4					Zero											Inter	т		
RC0	15	30	32	34	—	_		_	-	T1CKI ⁽¹⁾ SMTWIN1 ⁽¹⁾	_	—	_	_	—	_	_		IOCC0		Y	SOSCO
RC1	16	31	35	35	—	—	_	—	_	SMTSIG1 ⁽¹⁾ T4IN ⁽¹⁾	CCP2 ⁽¹⁾	—	—	_	—	—	—	_	IOCC1	—	Y	SOSCI
RC2	17	32	36	36	ANC2	—	_	—	_	—	CCP1 ⁽¹⁾	—	_	_	—	_	—	COM2 SEG18	IOCC2	—	Y	—
RC3	18	33	37	37	ANC3	-		_		T2IN ⁽¹⁾	_	—	_	SCK ⁽¹⁾ SCL ^(1,3,4)	—	—	-	SEG19	IOCC3	—	Y	—
RC4	23	38	42	42	ANC4	-		_		_	_	—	_	SDI ⁽¹⁾ SDA ^(1,3,4)	—	—	-	SEG20	IOCC4	—	Y	—
RC6	25	40	44	44	ANC6	Ι			-	—	-	_	_	_	TX1 ⁽¹⁾ CK1 ⁽¹⁾	—	Ι	SEG22 VLCD2	IOCC6	—	Υ	—
RC7	26	1	1	1	ANC7	Ι	_		-	—	-	_	-	—	RX1 ⁽¹⁾ DT1 ⁽¹⁾	-	Ι	SEG23 VLCD1	IOCC7	—	Y	—
RD0	19	34	38	38	AND0	_	_	_	_	_	—	_	_	_	—	_	-	SEG24	_	_	Υ	_
RD1	20	35	39	39	AND1	-	_	_	_	_	_	-	_	_	—	_	-	SEG25	—	_	Υ	_
RD2	21	36	40	40	AND2	Ι			-	—	-	_	_	_	—	—	Ι	COM5 SEG26	—	_	Y	—
RD3	22	37	41	41	AND3	_		_		_	_	—	_		—	—	_	COM4 SEG27	_	—	Y	—
RD4	27	2	2	2	AND4	—		_		_	_	—	_		—	—	—	SEG28		—	Υ	—
RD5	28	3	3	3	AND5	_	_	—	_	_	—	_	_	_	—	_	_	SEG29	—	_	Υ	—
RD6	29	4	4	4	AND6	—	_	—	_	_	—	_	_		—	_	—	SEG30	—	_	Y	_
RD7	30	5	5	5	AND7	—	—	—	—	—		—	—	—	—	—	—	SEG31	—	—	Υ	—
RE0	8	23	25	25	ANE0	_	_	_	_		—			_	—		_	SEG32	—	_	Υ	_
RE1	9	24	26	26	ANE1	—	-	—	—	—	-		—	_	—	—	—	COM6 SEG33	—		Y	—
RE2	10	25	27	27	ANE2	—	_	—	—	—	—	—	—	—	—	—	—	COM7 SEG34	—	—	Y	—
RE3	1	16	18	18	_	_	_	_	_	_		_	_	_	_	—	_		IOCE3	_	Υ	MCLR

PWM

СCР

CWG

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.

40/44-PIN ALLOCATION TABLE (PIC16(L)F19175/76) (CONTINUED)

DAC

Timers/SMT

o-Cross Detect

All digital output signals shown in this row are PPS remappable. These signals may be mapped to output onto one or more PORTx pin options. 2:

This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers. 3:

These pins are configured for I²C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by INLCVL register, instead of the I²C specific or 4: SMBUS input buffer thresholds.

These are alternative I²C logic levels pins. 5:

In I²C logic levels configuration, these pins can operate as either SCL and SDA pins. 6:

TABLE 4:

2.3 Master Clear (MCLR) Pin

The MCLR pin provides three specific device functions:

- Device Reset (when MCLRE = 1)
- Digital input pin (when MCLRE = 0)
- Device Programming and Debugging

If programming and debugging are not required in the end application then either set the MCLRE Configuration bit to '1' and use the pin as a digital input or clear the MCLRE Configuration bit and leave the pin open to use the internal weak pull-up. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented, depending on the application's requirements.

During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the \overline{MCLR} pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, the programmer \overline{MCLR}/VPP output should be connected directly to the pin so that R1 isolates the capacitor, C1 from the \overline{MCLR} pin during programming and debugging operations.

Any components associated with the $\overline{\text{MCLR}}$ pin should be placed within 0.25 inch (6 mm) of the pin.

2.4 ICSP[™] Pins

The ICSPCLK and ICSPDAT pins are used for In-Circuit Serial ProgrammingTM (ICSPTM) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed 100 Ω .

Pull-up resistors, series diodes and capacitors on the ICSPCLK and ICSPDAT pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be isolated from the programmer by resistors between the application and the device pins or removed from the circuit during programming. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits, and pin input voltage high (VIH) and input low (VIL) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., ICSPCLK/ICSPDAT pins), programmed into the device, matches the physical connections for the ICSP to the Microchip debugger/ emulator tool.

For more information on available Microchip development tools connection requirements, refer to **Section 41.0 "Development Support"**.

ĺ				I	(0)	1		Г		I I	
1D3Bh	LCDDATA35	1DBBh		1E3Bh	RF3PPS ⁽³⁾	1EBBh	CLCIN0PPS	1F3Bh	SLRCONA	1FBBh	_
1D3Ch	LCDDATA36	1DBCh		1E3Ch	RF4PPS ⁽³⁾	1EBCh	CLCIN1PPS	1F3Ch	INLVLA	1FBCh	
1D3Dh	LCDDATA37	1DBDh		1E3Dh	RF5PPS ⁽³⁾	1EBDh	CLCIN2PPS	1F3Dh	IOCAP	1FBDh	_
1D3Eh	LCDDATA38	1DBEh		1E3Eh	RF6PPS ⁽³⁾	1EBEh	CLCIN3PPS	1F3Eh	IOCAN	1FBEh	_
1D3Fh	LCDDATA39	1DBFh		1E3Fh	RF7PPS ⁽³⁾	1EBFh		1F3Fh	IOCAF	1FBFh	_
1D40h	LCDDATA40	1DC0h		1E40h		1EC0h		1F40h		1FC0h	
1D41h	LCDDATA41	1DC1h		1E41h	_	1EC1h	_	1F41h	—	1FC1h	—
1D42h	LCDDATA42	1DC2h		1E42h	_	1EC2h	_	1F42h	_	1FC2h	—
1D43h	LCDDATA43	1DC3h		1E43h	_	1EC3h	ADCACTPPS	1F43h	ANSELB	1FC3h	_
1D44h	LCDDATA44	1DC4h		1E44h	_	1EC4h	_	1F44h	WPUB	1FC4h	_
1D45h	LCDDATA45	1DC5h		1E45h	_	1EC5h	SSP1CLKPPS	1F45h	ODCONB	1FC5h	_
1D46h	LCDDATA46	1DC6h		1E46h	_	1EC6h	SSP1DATPPS	1F46h	SLRCONB	1FC6h	_
1D47h	LCDDATA47	1DC7h		1E47h	_	1EC7h	SSP1SSPPS	1F47h	INLVLB	1FC7h	_
1D48h		1DC8h	_	1E48h	_	1EC8h	_	1F48h	IOCBP	1FC8h	—
1D49h	_	1DC9h	_	1E49h	—	1EC9h	_	1F49h	IOCBN	1FC9h	_
1D4Ah		1DCAh		1E4Ah	_	1ECAh	_	1F4Ah	IOCBF	1FCAh	_
1D4Bh		1DCBh		1E4Bh	_	1ECBh	RX1PPS	1F4Bh	_	1FCBh	_
1D4Ch		1DCCh	_	1E4Ch	_	1ECCh	TX1PPS	1F4Ch	_	1FCCh	_
1D4Dh		1DCDh	_	1E4Dh	_	1ECDh	RX2PPS	1F4Dh		1FCDh	_
1D4Eh	_	1DCEh	_	1E4Eh	_	1ECEh	TX2PPS	1F4Eh	ANSELC	1FCEh	_
1D4Fh	_	1DCFh	_	1E4Fh	_	1ECFh	_	1F4Fh	WPUC	1FCFh	_
1D50h	_	1DD0h	_	1E50h	ANSELF ⁽³⁾	1ED0h	_	1F50h	ODCONC	1FD0h	_
1D51h		1DD1h		1E51h	WPUF ⁽³⁾	1ED1h	_	1F51h	SLRCONC	1FD1h	
1D52h	_	1DD2h	_	1E52h	ODCONF ⁽³⁾	1ED2h	_	1F52h	INLVLC	1FD2h	-
1D53h	_	1DD3h	_	1E53h	SLRCONF ⁽³⁾	1ED3h	_	1F53h	IOCCP	1FD3h	-
1D54h	_	1DD4h	_	1E54h	INLVLF ⁽³⁾	1ED4h	_	1F54h	IOCCN	1FD4h	_
1D55h		1DD5h	_	1E55h		1ED5h	_	1F55h	IOCCF	1FD5h	_
1D56h	_	1DD6h	_	1E56h	_	1ED6h	_	1F56h	_	1FD6h	_
1D57h	_	1DD7h	_	1E57h	_	1ED7h	_	1F57h	_	1FD7h	_
1D58h	_	1DD8h		1E58h	_	1ED8h	_	1F58h	_	1FD8h	_
1D59h	_	1DD9h	_	1E59h	_	1ED9h	_	1F59h	ANSELD	1FD9h	_
1D5Ah	_	1DDAh		1E5Ah	_	1EDAh	_	1F5Ah	WPUD	1FDAh	_
1D5Bh	_	1DDBh		1E5Bh	_	1EDBh	_	1F5Bh	ODCOND	1FDBh	_
1D5Ch	_	1DDCh		1E5Ch	_	1EDCh	_	1F5Ch	SLRCOND	1FDCh	_
1D5Dh		1DDDh		1E5Dh		1EDDh	_	1F5Dh		1FDDh	_
1D5Eh		1DDEh	_	1E5Eh	_	1EDEh	_	1F5Eh	_	1FDEh	_
1D5Fh		1DDFh		1E5Eh		1EDEh	_	1E5Eh		1FDFh	_
1D60h		1DE0h		1E60h	_	1EE0h	_	1F60h	_	1FE0h	_
1D61h		1DF1h		1E61h		1EF1h	_	1F61h		1FF1h	_
1D62h		1DE2h		1E62h	_	1EE2h	_	1F62h	_	1FF2h	_
1D63h		1DE2h		1E63h		1EE3h	_	1F63h		1FE3h	
1D64h		1DE4h		1E64h		1FF4h	_	1F64h	ANSELE	1FF4h	STATUS SHAD
1D65h		1DE5h		1E65h		1EE5h	_	1F65h	WPLIE	1EE5h	WREG SHAD
1D66h				1E66h		1EE6h		1E66h		1EE6h	
1D67h				1E67h		1EE76		1F67b		1EE76	
10626				15696		15526	_	15695			
10000	_		_	10001	_		_	1001			ESDOL SHAD
10646	_		_	15645	_	15546	_	15645		15545	
	_		_		_		_	1EGDL			ESDIL SHAD
	_		_		_			1E60	IUCEF		FOR IN SHAD
					_		_		_		
Note		IDEDh ented lo	cations read as '	1E6Dh 0'.	—	TEEDh	—	TFODD		TFEDh	SIKPIR

Unimplemented locations read as '0'. 1:

Present only on PIC16(L)F19156/76/86. 2:

3: Present only on PIC16(L)F19185/86.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue on</u> : MCLR
Bank 20											
				CPU	CORE REGISTERS	; see Table 4-3 for	specifics				
A0Ch	_				Unimpler	nented					
A0Dh	—										
A0Eh	—										
A0Fh	—		Unimplemented								
A10h	—		Unimplemented								
A11h	—		Unimplemented								
A12h	—										
A13h	—		Unimplemented								
A14h	—				Unimpler	nented					
A15h	—				Unimpler	nented					
A16h	—				Unimpler	nented					
A17h	—				Unimpler	nented					
A18h	—				Unimpler	nented					
A19h	RC2REG				RC2R	EG				0000 0000	0000 0000
A1Ah	TX2REG		TX2REG 0000								0000 0000
A1Bh	SP2BRGL		SP2BRGL								0000 0000
A1Ch	SP2BRGH		SP2BRGH 0000 0000 0000 0000 0000 0000 0000 0								0000 0000
A1Dh	RC2STA	SPEN RX9 SREN CREN ADDEN FERR OERR RX9D					0000 0000	0000 0000			
A1Eh	TX2STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
A1Fh	BAUD2CON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	01-0 0-00	01-0 0-00

TABLE 4-12: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 PIC16(L)F19155/56/75/76/85/86 (CONTINUED)

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Unimplemented data memory locations, read as '0'.

4.4 PCL and PCLATH

The Program Counter (PC) is 15 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<14:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 4-3 shows the five situations for the loading of the PC.

FIGURE 4-3: LOADING OF PC IN DIFFERENT SITUATIONS



4.4.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<14:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the program counter to be changed by writing the desired upper seven bits to the PCLATH register. When the lower eight bits are written to the PCL register, all 15 bits of the program counter will change to the values contained in the PCLATH register.

4.4.2 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to Application Note AN556, *"Implementing a Table Read"* (DS00556).

4.4.3 COMPUTED FUNCTION CALLS

A computed function CALL allows programs to maintain tables of functions and provide another way to execute state machines or look-up tables. When performing a table read using a computed function CALL, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block).

If using the CALL instruction, the PCH<2:0> and PCL registers are loaded with the operand of the CALL instruction. PCH<6:3> is loaded with PCLATH<6:3>.

The CALLW instruction enables computed calls by combining PCLATH and W to form the destination address. A computed CALLW is accomplished by loading the W register with the desired address and executing CALLW. The PCL register is loaded with the value of W and PCH is loaded with PCLATH.

4.4.4 BRANCHING

The branching instructions add an offset to the PC. This allows relocatable code and code that crosses page boundaries. There are two forms of branching, BRW and BRA. The PC will have incremented to fetch the next instruction in both cases. When using either branching instruction, a PCL memory boundary may be crossed.

If using BRW, load the W register with the desired unsigned address and execute BRW. The entire PC will be loaded with the address PC + 1 + W.

If using BRA, the entire PC will be loaded with PC + 1 + the signed value of the operand of the BRA instruction.

9.6 Register Definitions: Oscillator Control

REGISTER 9-1: OSCCON1: OSCILLATOR CONTROL REGISTER1

U-0	R/W-f/f ⁽¹⁾	R/W-f/f ⁽¹⁾	R/W-f/f ⁽¹⁾	R/W-q/q	R/W-q/q	R/W-q/q	R/W-q/q
—	1	NOSC<2:0> ^{(2,3}	3)		NDIV<3	:0> ^(2,3,4)	
bit 7							bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	f = determined by fuse setting

bit 7	Unimplemented: Read as '0'
bit 6-4	NOSC<2:0>: New Oscillator Source Request bits
	The setting requests a source oscillator and PLL combination per Table 9-1.
	POR value = RSTOSC (Register 5-1).
bit 3-0	NDIV<3:0>: New Divider Selection Request bits

The setting determines the new postscaler division ratio per Table 9-1.

Note 1: The default value (f/f) is set equal to the RSTOSC Configuration bits.

- 2: If NOSC is written with a reserved value (Table 9-1), the operation is ignored and neither NOSC nor NDIV is written.
- 3: When CSWEN = 0, this register is read-only and cannot be changed from the POR value.
- 4: When NOSC = 110 (HFINTOSC 4 MHz), the NDIV bits will default to '0010' upon Reset; for all other NOSC settings the NDIV bits will default to '0000' upon Reset.

REGISTER 9-2: OSCCON2: OSCILLATOR CONTROL REGISTER 2⁽¹⁾

U-0	R-n/n ⁽²⁾						
—		COSC<2:0>			CDIV	<3:0>	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	Unimplemented: Read as '0'
-------	----------------------------

bit 6-4	COSC<2:0>: Current Oscillator Source Select bits (read-only)
	Indicates the current source oscillator and PLL combination per Table 9-1.
bit 3-0	CDIV<3:0>: Current Divider Select bits (read-only)
	Indicates the current postscaler division ratio per Table 9-1.

Note 1: The POR value is the value present when user code execution begins.

2: The Reset value (n/n) is the same as the NOSC/NDIV bits.

REGISTER	11-2: CPUDO	ZE: DOZE	AND IDLE REG	ISTER				
R/W-0/0	R/W/HC/HS-0/0	R/W-0/0	R/W/HC/HS-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	
IDLEN	DOZEN ^(1,2)	ROI	DOE	—		DOZE<2:0>		
bit 7							bit 0	
Legend:								
R = Readab	le bit	W = Writabl	e bit	U = Unimple	emented bit, r	ead as '0'		
u = Bit is un	changed	x = Bit is un	known	-n/n = Value Resets	at POR and	BOR/Value at a	all other	
'1' = Bit is se	et	'0' = Bit is c	leared	HC = Hardw HS = Hardw	are clear-abl are set-able	e		
bit 7	IDLEN: Idle Enal 1 = A SLEEP ins 0 = A SLEEP ins	ble bit struction plac struction plac	es device into Idle es the device into	mode full Sleep mo	de			
bit 6	DOZEN: Doze E 1 = Places the C 0 = Places the C	nable bit ⁽¹⁾ CPU into DO CPU into nori	ZE mode nal mode of opera	tion				
bit 5	ROI: Recover-or 1 = Entering the 0 = Entering ISF	n-Interrupt bit Interrupt Se R does not ch	(1) rvice Routine (ISR ange DOZEN) makes DOZ	ZEN = 0			
bit 4	DOE: Doze on Exit bit ⁽¹⁾ 1 = Exiting ISR makes DOZEN = 1 0 = Exiting ISR does not change DOZEN							
bit 3	Unimplemented	I: Read as '0	,					
bit 2-0	DOZE<2:0>: Rat 111 =1:256 110 =1:128 101 =1:64 100 =1:32 011 =1:16 010 =1:8 001 =1:4 000 =1:2	tio of CPU In	struction Cycles to	Peripheral Ir	nstruction Cy	cles		

Note 1: Refer to Table 11-1 for more information.

R/W-0/	0 R/W-0/0	R/W-0/0	R/W-0/0	R/W/HC-0	R/W-0/0	R/W-0/0	R/W-0/0		
PSIS		CRS<2:0>		ACLR		MD<2:0>			
bit 7							bit 0		
Legend:									
R = Read	able bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'			
u = Bit is	unchanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all o	other Resets		
'1' = Bit is	set	'0' = Bit is clea	ared	HC = Bit is cle	eared by hardw	vare			
bit 7	bit 7 PSIS: ADC Previous Sample Input Select bits 1 = PREV is the FLTR value at start-of-conversion 0 = PREV is the RES value at start-of-conversion								
bit 6-4	CRS<2:0>:	ADC Accumulat	ed Calculatior	n Right Shift Sel	ect bits				
	If ADMD = 100: Low-pass filter time constant is 2 ^{ADCRS} , filter gain is 1:1 If ADMD = 001, 010 or 011: The accumulated value is right-shifted by CRS (divided by 2 ^{ADCRS}) ^(1,2) Otherwise: Bits are ignored								
bit 3	ACLR: A/D	Accumulator Cle	ear Command	bit ⁽³⁾					
	1 = ACC, A	OV and CNT reg	isters are clea	ared					
	0 = Clearing	action is comple	ete (or not sta	rted)					
bit 2-0 MD<2:0>: ADC Operating Mode Selection bits ⁽⁴⁾ 111-101 = Reserved 100 = Low-pass Filter mode 011 = Burst Average mode 010 = Average mode 001 = Accumulate mode 000 = Basic mode									
Note 1:	To correctly calc	ulate an average	, the number	of samples (set	in RPT) must l	be 2 ^{ADCRS} .			
2:	ADCRS = 3 ' b12	11 is a reserved	option.						
3:	This bit is cleared selections, the definition of the selection of the sel	d by hardware w elay may be mar	hen the accur	nulator operatic	on is complete;	depending on	oscillator		

REGISTER 19-3: ADCON2: ADC CONTROL REGISTER 2

4: See Table 19-2 for Full mode descriptions.

22.0 COMPARATOR MODULE

Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. Comparators are very useful mixed signal building blocks because they provide analog functionality independent of program execution. The analog comparator module includes the following features:

- · Programmable input selection
- Selectable voltage reference
- Programmable output polarity
- Rising/falling output edge interrupts
- Programmable Speed/Power optimization
- CWG1 Auto-shutdown source

22.1 Comparator Overview

A single comparator is shown in Figure 22-1 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the comparator is a digital low level. When the analog voltage at VIN+ is greater than the analog voltage at VIN-, the output of the comparator is a digital high level.

The comparators available are shown in Table 22-1.

TABLE 22-1: AVAILABLE COMPARATORS

Device	C1	C2
PIC16(L)F19155/56/75/76/85/86	•	•

22.2 C2 Low-Power Clocked Comparator

C2 is a low-power LFINTOSC clocked comparator. On each rising edge of LFINTOSC the output state of the comparator is updated based on the states of the comparator inputs.

22.2.1 LOW POWER REFERENCE

C2 has access to a low power reference source (3.072V) used by the LCD module. If the lowest power operation is desired and a highest variation of tolerance is acceptable, the user can choose the C2 Low-Power Clocked Comparator with the LCD VREF as a positive channel input (see Comparator Positive Input Channel Select bits PCH<2:0>). See Section 18.0 "Fixed Voltage Reference (FVR)" for additional details.



SINGLE COMPARATOR



24.1.3 CLOCK SOURCES

The RTCC module can be clocked by either an external Real-Time Clock crystal oscillating at 32.768 kHz, MFINTOSC/16 (31.25 kHz) or via the ZCD at 50 Hz or 60 Hz. Each clock selection has a fixed prescaler in order to generate the required half-second clock needed by the RTCC. They are as following:

- SOSC (32.768 kHz) = 1:16384
- MFINTOSC/16 (31.25 kHz) = 1:15625
- ZCD (50 Hz) = 1:25
- ZCD (60 Hz) = 1:30



FIGURE 24-4: CLOCK SOURCE MULTIPLEXING



24.1.4 DIGIT CARRY RULES

This section explains which timer values are affected when there is a rollover.

- Time of Day: From 23:59:59 to 00:00:00 with a carry to the Day and Weekday field
- Month: From 12/31 to 01/01 with a carry to the Year field
- Day of Week: From 6 to 0 with no carry (see Table 24-1)
- Year Carry: From 99 to 00; this also surpasses the use of the RTCC

For the day to month rollover schedule, see Table 24-2.

Because the values are in BCD format, the carry to the upper BCD digit will occur at a count of 10 and not at 16 (SECONDS, MINUTES, HOURS, WEEKDAY, DAYS and MONTHS).

TABLE 24-1: DAY OF WEEK SCHEDULE

Day of Week							
Sunday	0						
Monday	1						
Tuesday	2						
Wednesday	3						
Thursday	4						
Friday	5						
Saturday	6						

Calibration of the RTCC can be performed to yield an error of three seconds or less per month (see **Section 24.1.7 "Calibration"** for further details).





FIGURE 27-13: LEVEL-TRIGGERED HARDWARE LIMIT ONE-SHOT MODE TIMING DIAGRAM (MODE = 10110)

R-0/0

R-0/0

R-0/0

CPRUP	CPWUP	RST		_	TS	WS	AS				
bit 7											
Legend:											
HC = Bit is clea	ared by hardwa	are		HS = Bit is se	t by hardware						
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'					
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all o	other Resets				
'1' = Bit is set		'0' = Bit is cle	ared	q = Value dep	ends on condi	tion					
bit 7	CPRUP: SMT	Manual Perio	d Buffer Updat	e bit							
	$1 = \text{Request } \iota$	update to SMT	xCPRx register	rs							
hit G		T Menual Dula	Width Duffer	le Undete hit							
DILO	1 = Request u	update to SMT	xCPW registers	S							
	0 = SMTxCPV	N registers up	date is complet	ie							
bit 5	RST: SMT Ma	anual Timer Re	eset bit								
	1 = Request F	Reset to SMTx	TMR registers								
h# 4 0		R registers upo		e							
DIT 4-3	Unimplement	ted: Read as	0								
bit 2	15: SMT GO	Value Status b	nt								
	0 = SMT time	r is not increm	enting								
bit 1	bit 1 WS: SMTxWIN Value Status bit										
1 = SMT window is open											
	0 = SMT wind	low is closed									
bit 0	AS: SMT_sig	nal Value Statu	s bit								
	1 = SMT acquint 0 = SMT acquint 1 = SMT acqu	usition is in pro	i progress								
			1.0.00								

U-0

U-0

REGISTER 28-3: SMTxSTAT: SMT STATUS REGISTER

R/W/HC-0/0 R/W/HC-0/0

R/W/HC-0/0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
INTCON	GIE	PEIE	—	—	—	—	—	INTEDG	164	
PIR4	—	—	—	—	TMR4IF	—	TMR2IF	TMR1IF	178	
PIE4	—	—	—	—	TMR4IE	_	TMR2IE	TMR1IE	169	
CCP1CON	EN	—	OUT	FMT		MODE	=<3:0>		458	
CCP1CAP	—	—	—	—	—		CTS<2:0>		460	
CCPR1L	Capture/Compare/PWM Register 1 (LSB)									
CCPR1H	Capture/Compare/PWM Register 1 (MSB)								461	
CCP2CON	EN	—	OUT	FMT		MODE	=<3:0>		458	
CCP2CAP	_	—	—	—	—		CTS<2:0>		460	
CCPR2L	Capture/Con	npare/PWM F	Register 1 (LS	B)					460	
CCPR2H	Capture/Con	npare/PWM F	Register 1 (MS	SB)					460	
CCPTMRS0	P4TSE	L<1:0>	P3TSE	L<1:0>	C2TSE	L<1:0>	C1TSE	:L<1:0>	461	
CCP1PPS	—	—	—		C	CP1PPS<4:0)>		264	
CCP2PPS	—	—	—		C	CP2PPS<4:0)>		264	
RxyPPS	—	—	—		RxyPPS<4:0>					
ADACT	—	—	—	ACT<4:0>					323	
CLCxSELy	_	_	—			LCxDyS<4:0>	>		503	
CWG1ISM	_	_	_	_		IS<	3:0>		492	

TABLE 29-5: SUMMARY OF REGISTERS ASSOCIATED WITH CCPx

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the CCPx module.



31.12 Configuring the CWG

The following steps illustrate how to properly configure the CWG.

- 1. Ensure that the TRIS control bits corresponding to the desired CWG pins for your application are set so that the pins are configured as inputs.
- 2. Clear the EN bit, if not already cleared.
- 3. Set desired mode of operation with the MODE bits.
- Set desired dead-band times, if applicable to mode, with the CWG1DBR and CWG1DBF registers.
- 5. Setup the following controls in the CWG1AS0 and CWG1AS1 registers.
 - a. Select the desired shutdown source.
 - b. Select both output overrides to the desired levels (this is necessary even if not using autoshutdown because start-up will be from a shutdown state).
 - c. Set which pins will be affected by auto-shutdown with the CWG1AS1 register.
 - d. Set the SHUTDOWN bit and clear the REN bit.
- 6. Select the desired input source using the CWG1ISM register.
- 7. Configure the following controls.
 - a. Select desired clock source using the CWG1CLKCON register.
 - b. Select the desired output polarities using the CWG1CON1 register.
 - c. Set the output enables for the desired outputs.
- 8. Set the EN bit.
- Clear TRIS control bits corresponding to the desired output pins to configure these pins as outputs.
- If auto-restart is to be used, set the REN bit and the SHUTDOWN bit will be cleared automatically. Otherwise, clear the SHUTDOWN bit to start the CWG.

31.12.1 PIN OVERRIDE LEVELS

The levels driven to the output pins, while the shutdown input is true, are controlled by the LSBD and LSAC bits of the CWG1AS0 register. LSBD<1:0> controls the CWG1B and D override levels and LSAC<1:0> controls the CWG1A and C override levels. The control bit logic level corresponds to the output logic drive level while in the shutdown state. The polarity control does not affect the override level.

31.12.2 AUTO-SHUTDOWN RESTART

After an auto-shutdown event has occurred, there are two ways to resume operation:

- Software controlled
- Auto-restart

The restart method is selected with the REN bit of the CWG1CON2 register. Waveforms of software controlled and automatic restarts are shown in Figure 31-13 and Figure 31-14.

31.12.2.1 Software Controlled Restart

When the REN bit of the CWG1AS0 register is cleared, the CWG must be restarted after an auto-shutdown event by software. Clearing the shutdown state requires all selected shutdown inputs to be low, otherwise the SHUTDOWN bit will remain set. The overrides will remain in effect until the first rising edge event after the SHUTDOWN bit is cleared. The CWG will then resume operation.

31.12.2.2 Auto-Restart

When the REN bit of the CWG1CON2 register is set, the CWG will restart from the auto-shutdown state automatically. The SHUTDOWN bit will clear automatically when all shutdown sources go low. The overrides will remain in effect until the first rising edge event after the SHUTDOWN bit is cleared. The CWG will then resume operation.

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
LCDDATA0	SEG7 COM0	SEG6 COM0	—	SEG4 COM0	SEG3 COM0	SEG2 COM0	SEG1 COM0	SEG0 COM0
LCDDATA1	SEG15 COM0	SEG14 COM0	SEG13 COM0	—	SEG11 COM0	SEG10 COM0	SEG9 COM0	SEG8 COM0
LCDDATA2	SEG23 COM0	SEG22 COM0	—	SEG20 COM0	SEG19 COM0	SEG18 COM0	—	_
LCDDATA3	SEG31 COM0	SEG30 COM0	SEG29 COM0	SEG28 COM0	SEG27 COM0	SEG26 COM0	SEG25 COM0	SEG24 COM0
LCDDATA4	—	_	—	—	—	SEG34 COM0	SEG33 COM0	SEG32 COM0
LCDDATA5	_	_	_	_	_	_	_	_
LCDDATA6	SEG7 COM1	SEG6 COM1	_	SEG4 COM1	SEG3 COM1	SEG2 COM1	SEG1 COM1	SEG0 COM1
LCDDATA7	SEG15 COM1	SEG14 COM1	SEG13 COM1	—	SEG11 COM1	SEG10 COM1	SEG9 COM1	SEG8 COM1
LCDDATA8	SEG23 COM1	SEG22 COM1	—	SEG20 COM1	SEG19 COM1	SEG18 COM1	—	_
LCDDATA9	SEG31 COM1	SEG30 COM1	SEG29 COM1	SEG28 COM1	SEG27 COM1	SEG26 COM1	SEG25 COM1	SEG24 COM1
LCDDATA10	_	_	_	_	_	SEG34 COM1	SEG33 COM1	SEG32 COM1
LCDDATA11	_	_	_	_	_	_	_	_
LCDDATA12	SEG7 COM2	SEG6 COM2	_	SEG4 COM2	SEG3 COM2	SEG2 COM2	SEG1 COM2	SEG0 COM2
LCDDATA13	SEG15 COM2	SEG14 COM2	SEG13 COM2	_	SEG11 COM2	SEG10 COM2	SEG9 COM2	SEG8 COM2
LCDDATA14	SEG23 COM2	SEG22 COM2	_	SEG20 COM2	SEG19 COM2	SEG18 COM2	_	_
LCDDATA15	SEG31 COM2	SEG30 COM2	SEG29 COM2	SEG28 COM2	SEG27 COM2	SEG26 COM2	SEG25 COM2	SEG24 COM2
LCDDATA16	_	_	_	_	_	SEG34 COM2	SEG33 COM2	SEG32 COM2
LCDDATA17			_	_	_	_	_	_
LCDDATA18	SEG7 COM3	SEG6 COM3	_	SEG4 COM3	SEG3 COM3	SEG2 COM3	SEG1 COM3	SEG0 COM3
LCDDATA19	SEG15 COM3	SEG14 COM3	SEG13 COM3	_	SEG11 COM3	SEG10 COM3	SEG9 COM3	SEG8 COM3
LCDDATA20	SEG23 COM3	SEG22 COM3	_	SEG20 COM3	SEG19 COM3	SEG18 COM3	_	_
LCDDATA21	SEG31 COM3	SEG30 COM3	SEG29 COM3	SEG28 COM3	SEG27 COM3	SEG26 COM3	SEG25 COM3	SEG24 COM3
LCDDATA22	_	_	_	_	_	SEG34 COM3	SEG33 COM3	SEG32 COM3
LCDDATA23			_	_	_	_	_	_
LCDDATA24	SEG7 COM4	SEG6 COM4	_	SEG4 COM4	SEG3 COM4	SEG2 COM4	SEG1 COM4	SEG0 COM4
LCDDATA25	SEG15 COM4	SEG14 COM4	SEG13 COM4	_	SEG11 COM4	SEG10 COM4	SEG9 COM4	SEG8 COM4
LCDDATA26	SEG23 COM4	SEG22 COM4	_	SEG20 COM4	SEG19 COM4	SEG18 COM4	_	_
LCDDATA27	SEG31 COM4	SEG30 COM4	SEG29 COM4	SEG28 COM4	SEG27 COM4	SEG26 COM4	SEG25 COM4	SEG24 COM4
LCDDATA28	_	_	_	_	_	SEG34 COM4	SEG33 COM4	SEG32 COM4
LCDDATA29	_	_	_	_	_	_	_	_
LCDDATA30	SEG7 COM5	SEG6 COM5	_	SEG4 COM5	SEG3 COM5	SEG2 COM5	SEG1 COM5	SEG0 COM5
LCDDATA31	SEG15 COM5	SEG14 COM5	SEG13 COM5	—	SEG11 COM5	SEG10 COM5	SEG9 COM5	SEG8 COM5
LCDDATA32	SEG23 COM5	SEG22 COM5	_	SEG20 COM5	SEG19 COM5	SEG18 COM5	_	_
LCDDATA33	SEG31 COM5	SEG30 COM5	SEG29 COM5	SEG28 COM5	SEG27 COM5	SEG26 COM5	SEG25 COM5	SEG24 COM5
LCDDATA34	—	_	—	—	—	SEG34 COM5	SEG33 COM5	SEG32 COM5
LCDDATA35	_	_	_	_	_	_	_	_
LCDDATA36	SEG7 COM6	SEG6 COM6	_	SEG4 COM6	SEG3 COM6	SEG2 COM6	SEG1 COM6	SEG0 COM6
LCDDATA37	SEG15 COM6	SEG14 COM6	SEG13 COM6	_	SEG11 COM6	SEG10 COM6	SEG9 COM6	SEG8 COM6
LCDDATA38	SEG23 COM6	SEG22 COM6	—	SEG20 COM6	SEG19 COM6	SEG18 COM6	—	_
LCDDATA39	SEG31 COM6	SEG30 COM6	SEG29 COM6	SEG28 COM6	SEG27 COM6	SEG26 COM6	SEG25 COM6	SEG24 COM6
LCDDATA40	—	_	—	—	—	SEG34 COM6	SEG33 COM6	SEG32 COM6
LCDDATA41	_	_	_	_	_	_	—	—
LCDDATA42	SEG7 COM7	SEG6 COM7	—	SEG4 COM7	SEG3 COM7	SEG2 COM7	SEG1 COM7	SEG0 COM7
LCDDATA43	SEG15 COM7	SEG14 COM7	SEG13 COM7	—	SEG11 COM7	SEG10 COM7	SEG9 COM7	SEG8 COM7
LCDDATA44	SEG23 COM7	SEG22 COM7	—	SEG20 COM7	SEG19 COM7	SEG18 COM7	—	—
LCDDATA45	SEG31 COM7	SEG30 COM7	SEG29 COM7	SEG28 COM7	SEG27 COM7	SEG26 COM7	SEG25 COM7	SEG24 COM7
LCDDATA46	—	_	—	—	—	SEG34 COM7	SEG33 COM7	SEG32 COM7
LCDDATA47	—	_	—	—	—	_	—	—

TABLE 35-4: LCDDATAX REGISTERS AND BITS FOR SEGMENT AND COM COMBINATIONS (40/44-PIN)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page	
C0Ch	RTCCON	RTCEN	_	RTCWREN	RTCSYNC	HALFSEC	—	RTCCLK	SEL<1:0>	357	
C0Dh	RTCCAL				С	CAL					
C0Eh	ALRMCON	ALRMEN	CHIME		AMASK	<3:0>		_	_	361	
C0Fh	ALRMRPT				AF	RPT				361	
C10h	YEAR		YEAR	H<3:0>			YEAI	RL<3:0>		358	
C11h	MONTH	—	—	—	MONTHH		MONT	THL<3:0>		358	
C12h	WEEKDAY	—	—	—	—	_		WDAY<2:0>		359	
C13h	DAY	—		DAY	H<1:0>		DAY	′L<3:0>		359	
C14h	HOURS	_	—	HRI	H<1:0>		HR	_<3:0>		359	
C15h	MINUTES	_		MINH<2:0>			MIN	L<3:0>		360	
C16h	SECONDS	_		SECH<2:0>	1		SEC	L<3:0>		360	
C17h	ALRMMTH	—	—	—	ALRMH- MONTH		ALRMLM	ONTH <3:0>		362	
C18h	ALRMWD	—	_	—		—	A	LRMLWDAY<2:	0>	362	
C19h	ALRMDAY	—	_	ALRMH	IDAY<1:0>		ALRML	DAY<3:0>		362	
C1Ah	ALRMHR	—	—	ALRM	HR<1:0>		ALRM	_HR<3:0>		363	
C1Bh	ALRMMIN	—	A	LRMHMIN<2:0)>		ALRML	.MIN<3:0>		363	
C1Ch	ALRMSEC	—	A	LRMHSEC<2:	0>		ALRML	SEC<3:0>		363	
C1Dh	_		Unimplemented								
C1Eh	_		Unimplemented								
C1Fh	_		Unimplemented								
C8Ch	_		Unimplemented								
C8Dh					Unimple	emented					
C8Eh	—				Unimple	emented				_	
C8Fh	_				Unimple	emented				_	
C90h	—				Unimple	emented				_	
C91h					Unimple	emented				_	
C92h	_				Unimple	emented				_	
C93h					Unimple	emented				_	
C94h					Unimple	emented					
C95h					Unimpl	emented					
C96h					Unimpl	emented					
C97h					Unimple	emented					
C98h					Unimple	emented					
C99h	—				Unimple	emented				-	
C9Ah	—				Unimple	emented				-	
C9Bh	—				Unimple	emented				-	
C9Ch					Unimple	emented				-	
C9Dh					Unimple	emented				-	
C9Eh	—				Unimple	emented				-	
C9Fh					Unimple	emented					
D0Ch — D1Fh	—				Unimple	emented					
D8Ch — D9Fh	_				Unimple	emented					

TABLE 38-1:REGISTER FILE SUMMARY FOR PIC16(L)F19155/56/75/76/85/86 DEVICES

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'. Note 1: Unimplemented data memory locations, read as '0'.

28-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) - 4x4 mm Body [UQFN] With 0.40 mm Contact Length





	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch		0.40 BSC		
Optional Center Pad Width	W2			2.35
Optional Center Pad Length	T2			2.35
Contact Pad Spacing	C1		4.00	
Contact Pad Spacing	C2		4.00	
Contact Pad Width (X28)	X1			0.20
Contact Pad Length (X28)	Y1			0.80
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2152A