

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	e200z7d
Core Size	32-Bit Dual-Core
Speed	180MHz
Connectivity	CANbus, EBI/EMI, Ethernet, FlexRay, I <sup>2</sup> C, LINbus, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	-
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	1.14V ~ 5.5V
Data Converters	A/D 34x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	473-LFBGA
Supplier Device Package	473-MAPBGA (19x19)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5675kf0vms2">https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5675kf0vms2</a>

# 1.4 Block diagram

Figure 1 shows a top-level block diagram of the MPC5675K device.




Figure 1. MPC5675K block diagram

- On-chip CAN/UART bootstrap loader
- Capable of operating on a single 3.3 V voltage supply
  - 3.3 V-only modules: I/O, oscillators, flash memory
  - 3.3 V or 5 V modules: ADCs, supply to internal VREG
  - 1.8–3.3 V supply range: DRAM/PDI
- Operating junction temperature range –40 to 150 °C

## 1.6 Feature details

### 1.6.1 High-performance e200z7d core processor

- Dual 32-bit Power Architecture® processor core
- Loose or tight core coupling
- Freescale Variable Length Encoding (VLE) enhancements for code size footprint reduction
- Thirty-two 64-bit general-purpose registers (GPRs)
- Memory management unit (MMU) with 64-entry fully-associative translation look-aside buffer (TLB)
- Branch processing unit
- Fully pipelined load/store unit
- 16 KB Instruction and 16 KB Data caches per core with line locking
  - Four way set associative
  - Two 32-bit fetches per clock
  - Eight-entry store buffer
  - Way locking
  - Supports tag and data cache parity
  - Supports EDC for instruction cache
- Vectored interrupt support
- Signal processing engine 2 (SPE2) auxiliary processing unit (APU) operating on 64-bit general purpose registers
- Floating point
  - IEEE® 754 compatible with software wrapper
  - Single precision in hardware; double precision with software library
  - Conversion instructions between single precision floating point and fixed point
- Long cycle time instructions (except for guarded loads) do not increase interrupt latency in the MPC5675K
- To reduce latency, long cycle time instructions are aborted upon interrupt requests
- Extensive system development support through Nexus debug module

### 1.6.2 Crossbar Switch (XBAR)

- 32-bit address bus, 64-bit data bus
- Simultaneous accesses from different masters to different slaves (there is no clock penalty when a parked master accesses a slave)

### 1.6.3 Memory Protection Unit (MPU)

Each master (eDMA, FlexRay, CPU) can be assigned different access rights to each region.

**Table 5. 473 MAPBGA supply pins (continued)**

Ball number	Ball name	Pad type	Ball number	Ball name	Pad type
D13	VDD_HV_FL A	VDD_HV	V6	VDD_LV_COR	VDD_LV
V1	VDD_HV_OSC	VDD_HV	V7	VDD_LV_COR	VDD_LV
D16	VDD_HV_PDI	VDD_HV	V8	VDD_LV_COR	VDD_LV
D20	VDD_HV_PDI	VDD_HV	V9	VDD_LV_COR	VDD_LV
AC17	VDD_HV_PMU	VDD_HV	V10	VDD_LV_COR	VDD_LV
F6	VDD_LV_COR	VDD_LV	V11	VDD_LV_COR	VDD_LV
F7	VDD_LV_COR	VDD_LV	V12	VDD_LV_COR	VDD_LV
F8	VDD_LV_COR	VDD_LV	V13	VDD_LV_COR	VDD_LV
F9	VDD_LV_COR	VDD_LV	V14	VDD_LV_COR	VDD_LV
F10	VDD_LV_COR	VDD_LV	V15	VDD_LV_COR	VDD_LV
F11	VDD_LV_COR	VDD_LV	V16	VDD_LV_COR	VDD_LV
F12	VDD_LV_COR	VDD_LV	V17	VDD_LV_COR	VDD_LV
F13	VDD_LV_COR	VDD_LV	V18	VDD_LV_COR	VDD_LV
F14	VDD_LV_COR	VDD_LV	Y4	VDD_LV_PLL	VDD_LV
<b>V<sub>SS</sub></b>					
A2	VSS_HV_IO	VSS_HV	L7	VSS_LV_COR	VSS_LV
A22	VSS_HV_IO	VSS_HV	L8	VSS_LV_COR	VSS_LV
A23	VSS_HV_IO	VSS_HV	L9	VSS_LV_COR	VSS_LV
B1	VSS_HV_IO	VSS_HV	L10	VSS_LV_COR	VSS_LV
B2	VSS_HV_IO	VSS_HV	L11	VSS_LV_COR	VSS_LV
B14	VSS_HV_IO	VSS_HV	L12	VSS_LV_COR	VSS_LV
B23	VSS_HV_IO	VSS_HV	L13	VSS_LV_COR	VSS_LV
C3	VSS_HV_IO	VSS_HV	L14	VSS_LV_COR	VSS_LV
D9	VSS_HV_IO	VSS_HV	L15	VSS_LV_COR	VSS_LV
D11	VSS_HV_IO	VSS_HV	L16	VSS_LV_COR	VSS_LV
H2	VSS_HV_IO	VSS_HV	L17	VSS_LV_COR	VSS_LV
K20	VSS_HV_IO	VSS_HV	M7	VSS_LV_COR	VSS_LV
L4	VSS_HV_IO	VSS_HV	M8	VSS_LV_COR	VSS_LV
N2	VSS_HV_IO	VSS_HV	M9	VSS_LV_COR	VSS_LV
A1	VSS_HV_IO	VSS_HV	M10	VSS_LV_COR	VSS_LV
R4	VSS_HV_IO	VSS_HV	M11	VSS_LV_COR	VSS_LV
W2	VSS_HV_IO	VSS_HV	M12	VSS_LV_COR	VSS_LV
Y12	VSS_HV_IO	VSS_HV	M13	VSS_LV_COR	VSS_LV
AA3	VSS_HV_IO	VSS_HV	M14	VSS_LV_COR	VSS_LV

Table 9. 257 MAPBGA pin multiplexing (continued)

Ball number	Ball type	Ball name	Alternate I/O	Additional inputs	Analog inputs	Weak pull during reset	Pad type	Power domain
C7	GPIO	etimer0 ETC[1]	A0: siul_GPIO[1] A1: etimer0_ETC[1] A2: _ A3: _	I: _ I: _ I: siul_EIRQ[1]	—	disabled	GP Slow/ Medium	VDD_HV_IO
C8	GPIO	etimer0 ETC[2]	A0: siul_GPIO[2] A1: etimer0_ETC[2] A2: _ A3: _	I: _ I: _ I: siul_EIRQ[2]	—	disabled	GP Slow/ Medium	VDD_HV_IO
C9	GPIO	etimer0 ETC[3]	A0: siul_GPIO[3] A1: etimer0_ETC[3] A2: _ A3: _	I: _ I: mc_rgm_ABS[2] I: siul_EIRQ[3]	—	pulldown	GP Slow/ Medium	VDD_HV_IO
C11	GPIO	fec CRS	A0: siul_GPIO[208] A1: flexray_DBG1 A2: etimer2_ETC[3] A3: dspio_CS5	I: fec_CRIS I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
C12	GPIO	fec TXD[0]	A0: siul_GPIO[201] A1: fec_TXD[0] A2: etimer2_ETC[1] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
C13	GPIO	fec COL	A0: siul_GPIO[206] A1: fec_COL A2: _ A3: lin1_TXD	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
C14	GPIO	can0 RXD	A0: siul_GPIO[17] A1: _ A2: _ A3: sscm_DEBUG[1]	I: can0_RXD I: can1_RXD I: siul_EIRQ[16]	—	disabled	GP Slow/ Medium	VDD_HV_IO
C16	GPIO	pdi DATA[5]	A0: siul_GPIO[136] A1: flexpwm2_A[0] A2: _ A3: etimer1_ETC[0]	I: pdi_DATA[5] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
C17	GPIO	pdi CLOCK	A0: siul_GPIO[128] A1: flexpwm2_B[1] A2: _ A3: etimer1_ETC[3]	I: pdi_CLOCK I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI

Table 9. 257 MAPBGA pin multiplexing (continued)

Ball number	Ball type	Ball name	Alternate I/O	Additional inputs	Analog inputs	Weak pull during reset	Pad type	Power domain
P6	GPIO	etimer1 ETC[2]	A0: siul_GPIO[46] A1: etimer1_ETC[2] A2: ctu0_EXT_TGR A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
P7	ANA	adc0 AN[0]	—	siul_GPI[23]  lin0_RXD	AN: adc0_AN[0]		Analog	VDD_HV_ADR02
P8	GPIO	etimer1 ETC[3]	A0: siul_GPIO[92] A1: etimer1_ETC[3] A2: _ A3: _	I: ctu1_EXT_IN I: mc_rgm_FAB I: siul_EIRQ[30]	—	pulldown	GP Slow/ Medium	VDD_HV_IO
P11	ANA	adc0_adc1 AN[14]	—	siul_GPI[28]	AN: adc0_adc1_AN[14]		Analog Shared	VDD_HV_ADR02
P12	GPIO	etimer1 ETC[4]	A0: siul_GPIO[93] A1: etimer1_ETC[4] A2: ctu1_EXT_TGR A3: _	I: _ I: _ I: siul_EIRQ[31]	—	disabled	GP Slow/ Medium	VDD_HV_IO
P13	GPIO	etimer1 ETC[5]	A0: siul_GPIO[78] A1: etimer1_ETC[5] A2: _ A3: _	I: _ I: _ I: siul_EIRQ[26]	—	disabled	GP Slow/ Medium	VDD_HV_IO
P15	GPIO	flexpwm0 A[3]	A0: siul_GPIO[153] A1: dramc_WEB A2: ebi_WE_BE_2 A3: flexpwm0_A[3]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_IO
P16	GPIO	flexpwm0 A[0]	A0: siul_GPIO[147] A1: dramc_CKE A2: ebi_OE A3: flexpwm0_A[0]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_IO
P17	GPIO	flexpwm1 B[1]	A0: siul_GPIO[163] A1: dramc_ADD[5] A2: ebi_ADD13 A3: flexpwm1_B[1]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_IO

Table 10. 473 MAPBGA pin multiplexing

Ball number	Ball type	Ball name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad type	Power domain
A4	GPIO	nexus MDO[5] <sup>1</sup>	A0: siul_GPIO[114] A1: _ A2: npc_wrapper_MDO[5] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
A5	GPIO	nexus MDO[7] <sup>1</sup>	A0: siul_GPIO[112] A1: _ A2: npc_wrapper_MDO[7] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
A6	GPIO	nexus MDO[9] <sup>1</sup>	A0: siul_GPIO[110] A1: _ A2: npc_wrapper_MDO[9] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
A7	GPIO	flexray CB_TX	A0: siul_GPIO[51] A1: flexray_CB_TX A2: _ A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Symmetric	VDD_HV_IO
A8	GPIO	flexray CA_TR_EN	A0: siul_GPIO[47] A1: flexray_CA_TR_EN A2: _ A3: _	I: ctu0_EXT_IN I: flexpwm0_EXT_SYNC I: _	—	disabled	GP Slow/ Symmetric	VDD_HV_IO
A9	GPIO	fec RX_DV	A0: siul_GPIO[210] A1: flexray_DBG3 A2: etimer2_ETC[0] A3: dspio_CS7	I: fec_RX_DV I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
A10	GPIO	fec MDIO	A0: siul_GPIO[198] A1: fec_MDIO A2: _ A3: dspio2_CS0	I: _ I: _ I: siul_EIRQ[28]	—	disabled	GP Slow/ Medium	VDD_HV_IO
A11	GPIO	fec TX_CLK	A0: siul_GPIO[207] A1: flexray_DBG0 A2: etimer2_ETC[4] A3: dspio_CS4	I: fec_TX_CLK I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
A12	GPIO	fec TX_EN	A0: siul_GPIO[200] A1: fec_TX_EN A2: _ A3: lin0_TXD	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO

Table 10. 473 MAPBGA pin multiplexing (continued)

Ball number	Ball type	Ball name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad type	Power domain
C14	GPIO	fec RXD[1]	A0: siul_GPIO[212] A1: dsp1_CS1 A2: etimer2_ETC[5] A3: _	I: fec_RXD[1] I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
C15	GPIO	fec COL	A0: siul_GPIO[206] A1: fec_COL A2: _ A3: lin1_TXD	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
C16	GPIO	pdi DATA[5]	A0: siul_GPIO[136] A1: flexpwm2_A[0] A2: _ A3: etimer1_ETC[0]	I: pdi_DATA[5] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
C17	GPIO	pdi DATA[2]	A0: siul_GPIO[133] A1: flexpwm2_A[1] A2: _ A3: etimer1_ETC[2]	I: pdi_DATA[2] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
C18	GPIO	pdi DATA[8]	A0: siul_GPIO[139] A1: flexpwm2_A[3] A2: _ A3: _	I: pdi_DATA[8] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
C19	GPIO	pdi DATA[12]	A0: siul_GPIO[143] A1: _ A2: _ A3: _	I: pdi_DATA[12] I: lin3_RXD I: flexpwm2_FAULT[3]	—	disabled	PDI Medium	VDD_HV_PDI
C20	GPIO	can0 RXD	A0: siul_GPIO[17] A1: _ A2: _ A3: sscm_DEBUG[1]	I: can0_RXD I: can1_RXD I: siul_EIRQ[16]	—	disabled	GP Slow/ Medium	VDD_HV_IO
C22	GPIO	siul GPIO[197]	A0: siul_GPIO[197] A1: flexpwm0_X[3] A2: ebi_AD31 A3: _	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
C23	GPIO	dramc CAS	A0: siul_GPIO[152] A1: dramc_CAS A2: ebi_WE_BE_1 A3: flexpwm0_B[2]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM

Table 10. 473 MAPBGA pin multiplexing (continued)

Ball number	Ball type	Ball name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad type	Power domain
H4	GPIO	nexus EVTI_B	A0: siul_GPIO[91] A1: _ A2: leo_sor_proxy_EVTI_B A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
H20	GPIO	dramc D[2]	A0: siul_GPIO[176] A1: dramc_D[2] A2: ebi_AD10 A3: ebi_ADD26	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM
J1	GPIO	nexus RDY_B	A0: siul_GPIO[216] A1: _ A2: nexus_RDY_B A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
J2	GPIO	nexus MDO[13] <sup>1</sup>	A0: siul_GPIO[218] A1: _ A2: npc_wrapper_MDO[13] A3: _	I: can2_RXD I: can3_RXD I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
J3	GPIO	nexus MDO[12] <sup>1</sup>	A0: siul_GPIO[217] A1: _ A2: npc_wrapper_MDO[12] A3: can2_TXD	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
J4	GPIO	dspi1 SIN	A0: siul_GPIO[8] A1: _ A2: _ A3: _	I: dsp1_SIN I: _ I: siul_EIRQ[8]	—	disabled	GP Slow/ Medium	VDD_HV_IO
J20	GPIO	dramc D[0]	A0: siul_GPIO[174] A1: dramc_D[0] A2: ebi_AD8 A3: ebi_ADD24	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM
J21	GPIO	dramc D[1]	A0: siul_GPIO[175] A1: dramc_D[1] A2: ebi_AD9 A3: ebi_ADD25	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM
J22	GPIO	dramc D[3]	A0: siul_GPIO[177] A1: dramc_D[3] A2: ebi_AD11 A3: ebi_ADD27	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM

Table 10. 473 MAPBGA pin multiplexing (continued)

Ball number	Ball type	Ball name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad type	Power domain
J23	GPIO	dramc D[6]	A0: siul_GPIO[180] A1: dramc_D[6] A2: ebi_AD14 A3: ebi_ADD30	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM
K1	GPIO	dspi0 SCK	A0: siul_GPIO[37] A1: dspi0_SCK A2: _ A3: sscm_DEBUG[5]	I: flexpwm0_FAULT[3] I: _ I: siul_EIRQ[23]	—	disabled	GP Slow/ Medium	VDD_HV_IO
K2	GPIO	dspi1 CS0	A0: siul_GPIO[5] A1: dspi1_CS0 A2: _ A3: dspi0_CS7	I: _ I: _ I: siul_EIRQ[5]	—	disabled	GP Slow/ Medium	VDD_HV_IO
K3	GPIO	dspi1 SCK	A0: siul_GPIO[6] A1: dspi1_SCK A2: _ A3: _	I: _ I: _ I: siul_EIRQ[6]	—	disabled	GP Slow/ Medium	VDD_HV_IO
K4	GPIO	dspi1 SOUT	A0: siul_GPIO[7] A1: dspi1_SOUT A2: _ A3: _	I: _ I: _ I: siul_EIRQ[7]	—	disabled	GP Slow/ Medium	VDD_HV_IO
K21	GPIO	dramc D[4]	A0: siul_GPIO[178] A1: dramc_D[4] A2: ebi_AD12 A3: ebi_ADD28	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM
K22	GPIO	dramc D[8]	A0: siul_GPIO[182] A1: dramc_D[8] A2: ebi_AD16 A3: _	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM
K23	GPIO	dramc D[9]	A0: siul_GPIO[183] A1: dramc_D[9] A2: ebi_AD17 A3: _	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM
L1	GPIO	dspi0 CS0	A0: siul_GPIO[36] A1: dspi0_CS0 A2: _ A3: sscm_DEBUG[4]	I: _ I: _ I: siul_EIRQ[22]	—	disabled	GP Slow/ Medium	VDD_HV_IO

Table 10. 473 MAPBGA pin multiplexing (continued)

Ball number	Ball type	Ball name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad type	Power domain
L2	GPIO	dspi2 CS2	A0: siul_GPIO[42] A1: dspi2_CS2 A2: lin3_TXD A3: can2_TXD	I: flexpwm0_FAULT[1] I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
L3	GPIO	dspi2 CS0	A0: siul_GPIO[10] A1: dspi2_CS0 A2: _ A3: can3_TXD	I: _ I: _ I: siul_EIRQ[9]	—	disabled	GP Slow/ Medium	VDD_HV_IO
M1	GPIO	flexpwm0 X[0]	A0: siul_GPIO[57] A1: flexpwm0_X[0] A2: lin2_TXD A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
M3	GPIO	dspi0 SIN	A0: siul_GPIO[39] A1: _ A2: _ A3: sscm_DEBUG[7]	I: dspi0_SIN I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
M20	GPIO	dramc ODT	A0: siul_GPIO[157] A1: dramc_ODT A2: ebi_CS1 A3: flexpwm1_A[1]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
M21	GPIO	dramc WEB	A0: siul_GPIO[153] A1: dramc_WEB A2: ebi_WE_BE_2 A3: flexpwm0_A[3]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
M22	GPIO	dramc D[11]	A0: siul_GPIO[185] A1: dramc_D[11] A2: ebi_AD19 A3: _	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM
M23	GPIO	dramc D[10]	A0: siul_GPIO[184] A1: dramc_D[10] A2: ebi_AD18 A3: _	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM
N1	GPIO	flexpwm0 A[0]	A0: siul_GPIO[58] A1: flexpwm0_A[0] A2: _ A3: _	I: _ I: etimer0_ETC[0] I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO

## 3 Electrical characteristics

### 3.1 Introduction

This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for this device.

The “Symbol” column of the electrical parameter and timings tables may contain an additional column containing “SR”, “CC”, “P”, “C”, “T”, or “D”.

- “SR” identifies system requirements—conditions that must be provided to ensure normal device operation. An example is the *input* voltage of a voltage regulator.
- “CC” identifies specifications that define normal device operation. Where available, the letters “P”, “C”, “T”, or “D” replace the letter “CC” and apply to these controller characteristics. They specify how each characteristic is guaranteed.
  - P: parameter is guaranteed by production testing of each individual device.
  - C: parameter is guaranteed by design characterization. Measurements are taken from a statistically relevant sample size across process variations.
  - T: parameter is guaranteed by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values are shown in the typical (“typ”) column are within this category.
  - D: parameters are derived mainly from simulations.

### 3.2 Absolute maximum ratings

Table 11. Absolute maximum ratings<sup>1</sup>

No.	Symbol		Parameter	Conditions	Min	Max	Unit
1	V <sub>DD_HV_PMU</sub>	SR	Voltage regulator supply voltage	—	-0.3	5.5 <sup>2</sup>	V
2	V <sub>SS_HV_PMU</sub>	SR	Voltage regulator supply ground	—	-0.1	0.1	V
3	V <sub>DD_HV_IO</sub>	SR	Input/output supply voltage	—	-0.3	3.63 <sup>3,4</sup>	V
4	V <sub>SS_HV_IO</sub>	SR	Input/output supply ground	—	-0.1	0.1	V
5	V <sub>DD_HV_FL</sub>	SR	Flash supply voltage	—	-0.3	3.63 <sup>4</sup>	V
6	V <sub>SS_HV_FL</sub>	SR	Flash supply ground	—	-0.1	0.1	V
7	V <sub>DD_HV_OSC</sub>	SR	Crystal oscillator amplifier supply voltage	—	-0.3	3.63 <sup>4</sup>	V
8	V <sub>SS_HV_OSC</sub>	SR	Crystal oscillator amplifier supply ground	—	-0.1	0.1	V
9	V <sub>DD_HV_PDI</sub>	SR	PDI interface supply voltage	—	-0.3	3.63 <sup>4</sup>	V
10	V <sub>SS_HV_PDI</sub>	SR	PDI interface supply ground	—	-0.1	0.1	V
11	V <sub>DD_HV_DRAM</sub> <sup>5</sup>	SR	DRAM interface supply voltage	—	-0.3	3.63 <sup>4</sup>	V
12	V <sub>SS_HV_DRAM</sub>	SR	DRAM interface supply ground	—	-0.1	0.1	V
13	V <sub>DD_HV_ADRx</sub> <sup>6</sup>	SR	ADCx high reference voltage	—	-0.3	6.0	V
14	V <sub>SS_HV_ADRx</sub>	SR	ADCx low reference voltage	—	-0.1	0.1	V
15	V <sub>DD_HV_ADV</sub>	SR	ADC supply voltage	—	-0.3	3.63 <sup>3,4</sup>	V
16	V <sub>SS_HV_ADV</sub>	SR	ADC supply ground	—	-0.1	0.1	V
17	V <sub>DD_LV_COR</sub>	SR	Core supply voltage digital logic	—	-0.3	1.32 <sup>7</sup>	V

**Table 22. FMPLL electrical characteristics (continued)**

No.	Symbol		Parameter	Conditions	Min	Typ	Max	Unit
14	$\Delta t_{LTJIT}$	T	Long term jitter	PHI @ 16 MHz, Input clock @ 4 MHz	—	—	$\pm 6$	ns
15	$f_{LCK}$	D	Frequency LOCK range	—	-4	—	+4	% $f_{FMPLLOUT}$
16	$f_{UL}$	D	Frequency un-LOCK range	—	-16	—	+16	% $f_{FMPLLOUT}$
17a	$f_{CS}$	D	Modulation Depth	Center spread	$\pm 0.25$	—	$\pm 4$	% $f_{FMPLLOUT}$
17b	$f_{DS}$			Down Spread	-0.5	—	-8	
18	$f_{MOD}$	D	Modulation frequency <sup>13</sup>	$31 < LDF^{14} < 63$ $LDF > 63$	—	—	$(2240/LD$ F) 35	kHz

<sup>1</sup> Considering operation with FMPLL not bypassed.

<sup>2</sup> PFD clock range is 4– 16 MHz. An appropriate PLL Input division factor (IDF) should be chosen to divide the reference frequency to this range.

<sup>3</sup> “Loss of Reference Frequency” window is the reference frequency range outside of which the FMPLL is in self clocked mode.

<sup>4</sup> Self clocked mode frequency is the frequency that the FMPLL operates at when the reference frequency falls outside the  $f_{LOR}$  window.

<sup>5</sup>  $f_{VCO}$  is the frequency at the output of the VCO; its range is 256–512 MHz.

$f_{SCM}$  is the self-clocked mode frequency (free running frequency); its range is 20–150 MHz.

$f_{sys} = f_{VCO} \div ODF$

<sup>6</sup> This value is determined by the crystal manufacturer and board design. For 4 MHz to 20 MHz crystals specified for this FMPLL, load capacitors should not exceed these limits.

<sup>7</sup> This specification applies to the period required for the FMPLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR).

<sup>8</sup> This value is determined by the crystal manufacturer and board design.

<sup>9</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum  $f_{FMPLLOUT}$ . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FMPLL circuitry via  $V_{DDPLL}$  and  $V_{SSPLL}$  and variation in crystal oscillator frequency increase the  $C_{JITTER}$  percentage for a given interval.

<sup>10</sup> Proper PC board layout procedures must be followed to achieve specifications.

<sup>11</sup> Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of  $C_{JITTER}$  and either  $f_{CS}$  or  $f_{DS}$  (depending on whether center spread or down spread modulation is enabled).

<sup>12</sup> Core operating at 180 MHz.

<sup>13</sup> Modulation depth is attenuated from depth setting when operating at modulation frequencies above 50 kHz.

<sup>14</sup> PLL Loop Division Factor (LDF).

### 3.13 16 MHz RC oscillator electrical characteristics

**Table 23. RC oscillator electrical characteristics**

No.	Symbol		Parameter	Conditions	Min	Typ	Max	Unit
1	$f_{RC}$	CC	RC oscillator frequency	25 °C, 1.2 V trimmed	—	16	—	MHz
2	$\Delta_{RCMVAR}$	CC	Frequency spread: The variation in output frequency from PTF <sup>1</sup> across temperature and supply voltage range	—	—	—	$\pm 5$	%




Figure 18. External VREG mode,  $\overline{\text{RESET\_SUP}}$  rises after  $V_{\text{DD\_HV\_xxx}}$  are stable




Figure 19. External VREG mode,  $\overline{\text{RESET\_SUP}}$  rises with  $V_{\text{DD\_HV\_xxx}}$

**NOTE**

In case  $\overline{\text{RESET\_SUP}}$  has reached a valid high level before  $V_{\text{DD\_HV\_IO}}$  is stable, the reset sequence will start as documented in Figure 19 as the  $\overline{\text{RESET\_SUP}}$  input circuitry needs a valid  $V_{\text{DD\_HV\_IO}}$  rail in order to detect a high level on  $\overline{\text{RESET\_SUP}}$ .

## Electrical characteristics




Figure 25. DDR AC test load

### 3.22.2 IEEE 1149.1 (JTAG) interface timing

#### 3.22.2.1 Standard interface timing

Table 62. JTAG pin AC electrical characteristics

No.	Symbol		Parameter	Conditions	Min	Max	Unit
1	$t_{JCYC}$	D	TCK cycle time <sup>1</sup>	—	60	—	ns
2	$t_{JDC}$	D	TCK clock pulse width (measured at $V_{DDE}/2$ )	—	40	60	%
3	$t_{TCKRISE}$	D	TCK rise and fall times (40%–70%)	—	—	3	ns
4	$t_{TMSS}, t_{TDIS}$	D	TMS, TDI data setup time	—	12	—	ns
5	$t_{TMSH}, t_{TDIH}$	D	TMS, TDI data hold time	—	6	—	ns
6	$t_{TDOV}$	D	TCK low to TDO data valid	—	—	18	ns
7	$t_{TDOI}$	D	TCK low to TDO data invalid	—	6	—	ns
8	$t_{TDOHZ}$	D	TCK low to TDO high impedance	—	—	18	ns
9	$t_{BSDV}$	D	TCK falling edge to output valid (BSR)	—	—	14	ns
10	$t_{BSDVZ}$	D	TCK falling edge to output valid out of high impedance (BSR)	—	—	15	ns
11	$t_{BSDHZ}$	D	TCK falling edge to output high impedance (BSR)	—	—	10	ns
12	$t_{BSDST}$	D	Boundary scan input valid to TCK rising edge	—	15	—	ns
13	$t_{BSDHT}$	D	TCK rising edge to boundary scan input invalid	—	2	—	ns

<sup>1</sup>  $f_{TCK} = 1/t_{TCK}$ .  $f_{TCK}$  must not exceed 1/4 the frequency of the system clock (SYS\_CLK).

#### 3.22.2.2 Interface timing for Full Cycle mode

Table 63. JTAG pin Full Cycle mode AC electrical characteristics

No.	Symbol		Parameter	Conditions	Min	Max	Unit
1	$t_{JCYC}$	D	TCK cycle time <sup>1</sup>	—	40	—	ns
2	$t_{JDC}$	D	TCK clock pulse width (measured at $V_{DDE}/2$ )	—	40	60	%
3	$t_{TCKRISE}$	D	TCK rise and fall times (40%–70%)	—	—	3	ns
4	$t_{TMSS}, t_{TDIS}$	D	TMS, TDI data setup time	—	12	—	ns
5	$t_{TMSH}, t_{TDIH}$	D	TMS, TDI data hold time	—	6	—	ns
6	$t_{TDOV}$	D	TCK low to TDO data valid	—	—	18	ns
7	$t_{TDOI}$	D	TCK low to TDO data invalid	—	6	—	ns


**Table 66. Nexus debug port timing DIVIDE by 4 DDR mode<sup>1</sup>**

No.	Symbol	Parameter	Conditions	Min	Max	Unit
1	$t_{MCKO}$	CC MCKO cycle time	—	22.22	—	ns
2	$t_{MDC}$	CC MCKO duty cycle <sup>2</sup>	—	50	50	%
3	$t_{MDOV}$	CC MCKO Low to $\overline{MDO}$ , $\overline{MSEO}$ , $\overline{EVTO}$ data valid <sup>3</sup>	—	-2.23	4.45	ns
4	$t_{EVTIPW}$	CC $\overline{EVTI}$ pulse width	—	4.0	—	$t_{JCYC}$
5	$t_{PW}$	CC $\overline{MDO}$ , $\overline{MSEO}$ , $\overline{EVTO}$ pulse width in DDR mode	—	0.5	—	$t_{MCKO}$

<sup>1</sup> All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal. Rise/Fall time for Nexus signals can be derived from Fast GPIO pad specification section.

<sup>2</sup> Jitter/tolerance for MCKO clock is derived from PLL. Please see PLL section for jitter specification.

<sup>3</sup>  $\overline{MDO}$ ,  $\overline{MSEO}$ , and  $\overline{EVTO}$  data is held valid for half of time period. Using this time period, Data valid window for these signals is between 0.2  $t_{MCKO}$  to 0.4  $t_{MCKO}$  starting from each MCKO edge.



**Figure 31. Nexus DDR mode timing**

### 3.22.4 External interrupt timing (IRQ pins)


**Table 67. External interrupt timing (NMI IRQ)**

No.	Symbol	Parameter	Conditions	Min	Max	Unit
1	$t_{IPWL}$	SR IRQ pulse width low	—	3	—	$t_{CYC}$
2	$t_{IPWH}$	SR IRQ pulse width high	—	3	—	$t_{CYC}$
3	$t_{iCYC}$	SR IRQ edge to edge time <sup>1</sup>	—	6	—	$t_{CYC}$


<sup>1</sup> Applies when IRQ pins are configured for rising edge or falling edge events, but not both.

**Table 68. External interrupt timing (GPIO IRQ)**

No.	Symbol	Parameter	Conditions	Min	Max	Unit
1	$t_{IPWL}$	SR IRQ pulse width low	—	3	—	$t_{CYC}$
2	$t_{IPWH}$	SR IRQ pulse width high	—	3	—	$t_{CYC}$



**Figure 33. DSPI classic SPI timing—master, CPHA = 0**



**Figure 34. DSPI classic SPI timing—master, CPHA = 1**




Figure 35. DSPI classic SPI timing—slave, CPHA = 0




Figure 36. DSPI classic SPI timing—slave, CPHA = 1




Figure 37. DSPI modified transfer format timing—master, CPHA = 0




Figure 38. DSPI modified transfer format timing—master, CPHA = 1

**Table 79. Revision history (continued)**

Revision	Date	Description of Changes
6 (cont.)	6 Feb 2012	In <a href="#">Table 68 (External interrupt timing (GPIO IRQ))</a> : <ul style="list-style-type: none"> <li>• Changed <math>T_{IPWL}</math> min value from TBD to 3.</li> <li>• Changed <math>T_{IPWH}</math> min value from TBD to 3.</li> <li>• Changed <math>T_{ICYC}</math> min value from TBD to 6.</li> <li>• Changed all units from ns to <math>t_{CYC}</math>.</li> </ul> In <a href="#">Table 77 (I<sup>2</sup>C SCL and SDA input timing specifications)</a> , corrected the line numbering.
6.1	30 Mar 2012	No content changes, technical or editorial, were made in this revision. Change bars are identical to those in Rev. 6. Removed the “preliminary” footers throughout. Changed “Data Sheet: Advance Information” to “Data Sheet: Technical Data” on page Removed the “product under development” disclaimer on page 1.
7	18 May 2012	Minor editorial changes and improvements throughout. In <a href="#">Section 1.3, Device comparison, Table 1 (MPC5675K family device comparison)</a> , <ul style="list-style-type: none"> <li>• Changed the CPU/Data Cache entry from “16 KB, 4-way with EDC (SoR)” to “16 KB, 4-way with Parity (SoR)”.</li> <li>• Added footnotes to stipulate the peripheral instances that are used on derivative devices: <ul style="list-style-type: none"> <li>- Added footnote to <b>MPC5673K</b> DSPI module: “DSPI_0 and DSPI_1.”</li> <li>- Added footnote to <b>MPC5673K</b> I2C module: “I2C_0 and I2C_1.”</li> <li>- Added footnote to <b>MPC5673K</b> LinFlex module: “LinFlex_0, LinFlex_1, and LinFlex_2”</li> </ul> </li> </ul> In <a href="#">Section 1.4, Block diagram</a> : <ul style="list-style-type: none"> <li>• Added missing modules (PMC, SPE2, VLE, and flash).</li> <li>• Added an arrow each from Core_0 and Core_1 to the XBAR modules to represent the data path.</li> <li>• Updated the Redundancy Checkers to reflect the actual implementation.</li> <li>• Renamed the “JTAG/Nexus” block to “Debug”, with JTAG and Nexus shown as submodules.</li> </ul> In <a href="#">Section 1.5, Feature list</a> , changed “Junction temperature sensor” to “Silicon substrate (die) temperature sensor”. In <a href="#">Section 1.6.1, High-performance e200z7d core processor</a> and <a href="#">Section 1.6.9, Cache memory</a> , removed the bullet “Supports tag and data parity” and added the following bullets: <ul style="list-style-type: none"> <li>— Supports tag and data cache parity</li> <li>— Supports EDC for instruction cache</li> </ul> In <a href="#">Section 1.6.19, System Timer Module (STM)</a> , changed “Duplicated periphery to guarantee that safety targets (SIL3) are achieved” to “Replicated periphery to provide safety measures respective to high safety integrity levels (for example, SIL 3, ASIL D)” In <a href="#">Section 1.6.20.2, Cross Triggering Unit (CTU)</a> , changed “DMA support with safety features” to “Supports safety measures using DMA”. In <a href="#">Section 1.6.21, Redundancy Control and Checker Unit (RCCU)</a> , changed “Duplicated module to guarantee highest possible diagnostic coverage (check of checker)” to “Duplicated module to enable high diagnostic coverage (check of checker)”. In <a href="#">Section 1.6.22, Software Watchdog Timer (SWT)</a> , <ul style="list-style-type: none"> <li>• Changed “Duplicated periphery to guarantee that safety targets (SIL3) are achieved” to “Replicated periphery to provide safety measures respective to high safety integrity levels (for example, SIL 3, ASIL D)”.</li> <li>• Changed “Allows high level of safety (SIL3 monitor)” to “Provides measures to target high safety integrity levels (for example, SIL 3, ASIL D)”.</li> </ul> In <a href="#">Section 1.6.25, Cyclic Redundancy Checker (CRC) unit</a> , in the sentence “Key engine to be coupled with communication periphery where CRC application is added to allow implementation of safe communication protocol”, changed “allow” to “support”.

**Table 79. Revision history (continued)**

Revision	Date	Description of Changes
8	29 October 2013	<p>In <a href="#">Table 1 (MPC5675K family device comparison)</a>:</p> <ul style="list-style-type: none"> <li>added “(ECC)” to all code flash and data flash memory regions.</li> <li>footnote 6 changed to “any two of the three I2C can be chosen”.</li> <li>Flexray module made optional for MPC5675K also.</li> </ul> <p>Added new sections - <a href="#">Section 3.17.3, I/O pad current specifications</a>, <a href="#">Section 3.18.1, PDI pad current specifications</a> and <a href="#">Section 3.19.4, DRAM Pad Current Specifications</a>.</p> <p>Added new sections - <a href="#">Section 3.17.4, Power Sequence Pin States for GPIO Pads</a>, <a href="#">Section 3.18.2, Power Sequence Pin States for PDI Pads</a> and <a href="#">Section 3.19.5, Power Sequence Pin States for DRAM Pads</a>.</p> <p>In <a href="#">Section 3.22.8.1, MII receive signal timing (RXD[3:0], RX_DV, RX_ER, and RX_CLK)</a>, changed the text from “In addition, the system clock frequency must exceed four times the RX_CLK frequency.” to “In addition, the system clock frequency must exceed two times the RX_CLK frequency”.</p> <p>In <a href="#">Section 3.22.8.2, MII transmit signal timing (TXD[3:0], TX_EN, TX_ER, TX_CLK)</a>, changed the text from “In addition, the system clock frequency must exceed four times the TX_CLK frequency.” to “In addition, the system clock frequency must exceed two times the TX_CLK frequency”.</p> <p>Added a foot note for TCK pin in <a href="#">Table 7 (257 MAPBGA system pins)</a> and <a href="#">Table 8 (473 MAPBGA system pins)</a> - “If LBIIST is enabled, an external pull between 1K and 100K ohm must be connected from TCK to either power or ground to avoid LBIIST failures”.</p> <p>In <a href="#">Table 11 (Absolute maximum ratings)</a>, changed max absolute maximum ratings from 3.6 V to 3.63 V for all 3 V rails.</p> <p>In <a href="#">Table 12 (Recommended operating conditions)</a>,</p> <ul style="list-style-type: none"> <li>changed recommended operating conditions from 3.6 V to 3.63 V for all 3 V rails.</li> <li>added a footnote for <math>V_{DD\_HV\_ADR_x}</math> - “If this supply is not above its absolute minimum recommended operating level, LBIIST operations can fail”.</li> </ul> <p>Removed the table footnote - “These specifications are design targets and are subject to change per device characterization” from <a href="#">Table 12 (Recommended operating conditions)</a>, <a href="#">Table 13 (Thermal characteristics for package options)</a>, <a href="#">Table 25 (Code flash memory program and erase electrical specifications)</a>, <a href="#">Table 26 (Data flash memory program and erase electrical specifications)</a> and <a href="#">Table 33 (GP pads DC electrical characteristics)</a>.</p> <p>In <a href="#">Table 17 (PMC electrical specifications)</a>:</p> <ul style="list-style-type: none"> <li>added row for <math>V_{adctol}</math>.</li> <li>changed typical value of <math>V_{DD\_LV\_COR}</math> from 1.28 V to 1.24 V.</li> <li>updated voltage levels for <math>V_{DD\_LV\_COR}</math>, LvdC and HvdC.</li> <li>updated the wording for “<math>V_{DD\_LV\_COR}</math>” parameter.</li> <li>added new voltage levels for LvdReg.</li> <li>removed “LVD 3.3 V variation at reset”, “LVD 3.3 V variation after reset”, and “LVD 3.3 V hysteresis” entries for “LvdReg” parameter.</li> </ul> <p>In <a href="#">Table 24 (ADC conversion characteristics)</a>, added a sentence on 7th table note - “The ADC1 self test limit for the S2 algorithm needs to be modified by the user to accommodate for the increased TUE limit of +/-10 counts when operating the device in internal regulation mode. This can be accomplished by reading the current value from the test flash and subtracting 4 counts before storing the value to the ADC1 Self Test Analog Watchdog Register 2 (STAW2R)”.</p> <p>In <a href="#">Table 26 (Data flash memory program and erase electrical specifications)</a>, description of <math>T_{DWPORGAM}</math> changed to “Single word (32 bits) program time”.</p> <p>In <a href="#">Table 33 (GP pads DC electrical characteristics)</a>,</p> <ul style="list-style-type: none"> <li>added rows for <math>V_{ILRSB}</math> and <math>V_{IHRSB}</math>.</li> <li>in <math>I_{IL}</math>, added two new rows for two new parameters to specify the spec for analog pad leakage for shared and single ADC pads - “Input leakage current (All single ADC channels)” and “Input leakage current (All shared ADC channels)”.</li> </ul>