



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	25MHz
Connectivity	IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, I ² S, POR, PWM, WDT
Number of I/O	29
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 14x10/12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	40-UFQFN Exposed Pad
Supplier Device Package	40-UQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mm0016gpl036-i-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		Pin Number Pin n 20-Pin 28-Pin QFN/ SPDIP/ 36-Pin 40-Pin Type											
Pin Name	20-Pin QFN	20-Pin SSOP	28-Pin QFN/ UQFN	28-Pin SPDIP/ SSOP/SOIC	36-Pin VQFN	40-Pin UQFN	Pin Type	Buffer Type	Description				
VCAP	11	14	17	20	22	24	Р	—	Core voltage regulator filter capacitor connection				
Vdd	17	20	10,25	13,28	13,23,31	13,26, 34	Р	—	Digital modules power supply				
VREF-	20	3	28	3	34	37	I	ANA	ADC negative reference				
VREF+	19	2	27	2	33	36	I	ANA	ADC and DAC positive reference				
Vss	16	19	5,24	8,27	6,12,30	6,12, 33	Р	—	Digital modules ground				
Legend:	ST = Sc	hmitt Trig	ger input	buffer	DIG = Dig	gital inpu	t/output	ANA = Analog level input/output					

TABLE 1-1: PIC32MM0064GPL036 FAMILY PINOUT DESCRIPTION (CONTINUED)

© 2015-2016 Microchip Technology Inc.

NOTES:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
31.24				NVMKE	Y<31:24>			
00.10	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
23:10				NVMKE	Y<23:16>			
45.0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
15:8				NVMK	EY<15:8>			
7:0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
7:0				NVMK	EY<7:0>			

REGISTER 5-2: NVMKEY: NVM PROGRAMMING UNLOCK REGISTER

Legend:

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 NVMKEY<31:0>: NVM Unlock Register bits

These bits are write-only and read as '0' on any read.

REGISTER 5-3: NVMADDR: NVM FLASH ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31.24				NVMADI	DR<31:24>					
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:10	NVMADDR<23:16>									
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8				NVMAD	DR<15:8>					
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0	NVMADDR<7:0>									

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 NVMADDR<31:0>: NVM Flash Address bits

NVMOP<3:0> Selection	Flash Address Bits (NVMADDR<31:0>)
Page Erase	Address identifies the page to erase (NVMADDR<10:0> are ignored).
Row Program	Address identifies the row to program (NVMADDR<7:0> are ignored).
Double-Word Program	Address identifies the double-word (64-bit) to program (NVMADDR<1:0> bits are ignored).

TABLE 7-3: INTERRUPT REGISTER MAP (CONTINUED)

ress ¢)	*~	e								Bits	6								ts
Virtual Ad (BF80 Regist Name	Bit Ranç	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Rese	
F4.00		31:16	_	—	—	_	_	_	—	_	—	—	—	(CCT3IP<2:0>	•	CCT3IS	<1:0>	0000
FICU	IPC8	15:0		_	_		CCP3IP<2:0>	`	CCP3IS	S<1:0>	_	_	_	(CCT2IP<2:0>		CCT2IS	<1:0>	0000
5400	IDOO	31:16	-	_	_		SPI2RXIP<2:0	>	SPI2RX	S<1:0>	_	_	_	S	PI2TXIP<2:0	>	SPI2TXIS	6<1:0>	0000
FIDU	IPC9	15:0	_	_	_		SPI2EIP<2:0>	>	SPI2EIS	S<1:0>	_	_	—		_	_	_	_	0000
F1F0		31:16	_	_		_	_	_	_				—		U2EIP<2:0>		U2EIS<	:1:0>	0000
FIEU	IPC IU	15:0	_	_			U2TXIP<2:0>		U2TXIS	6<1:0>			—	ι	J2RXIP<2:0>		U2RXIS	<1:0>	0000
F4F0	10044	31:16			-		CPCIP<2:0>		CPCIS	<1:0>	-	-	—		NVMIP<2:0>		NVMIS•	<1:0>	0000
F IFU	IFCII	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively.

2: These bits are not available on 20-pin devices.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.24	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31.24	—			R	ODIV<14:8>					
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:10				RODIV	<7:0>					
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R-0, HS, HC		
15:8	ON ⁽¹⁾	_	SIDL	OE	RSLP ⁽²⁾	-	DIVSWEN	ACTIVE ⁽¹⁾		
7:0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0					ROSEL<3:0> ⁽³⁾					

REGISTER 8-3: REFO1CON: REFERENCE OSCILLATOR CONTROL REGISTER

Legend:	HC = Hardware Clearable bit	HS = Hardware Settable	bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, I	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 31 Unimplemented: Read as '0'
- bit 30-16 RODIV<14:0> Reference Clock Divider bits
 - The value selects the reference clock divider bits (see Figure 8-1 for details). A value of '0' selects no divider.
- bit 15 **ON:** Reference Oscillator Output Enable bit⁽¹⁾
 - 1 = Reference oscillator module is enabled 0 = Reference oscillator module is disabled
- bit 14 **Unimplemented:** Read as '0'
- bit 13 **SIDL:** Peripheral Stop in Idle Mode bit
 - 1 = Discontinues module operation when device enters Idle mode
 - 0 = Continues module operation in Idle mode
- bit 12 **OE:** Reference Clock Output Enable bit
 - 1 = Reference clock is driven out on the REFCLKO pin
 - 0 = Reference clock is not driven out on the REFCLKO pin
- bit 11 RSLP: Reference Oscillator Module Run in Sleep bit⁽²⁾
 - 1 = Reference oscillator module output continues to run in Sleep
 - 0 = Reference oscillator module output is disabled in Sleep
- bit 10 Unimplemented: Read as '0'
- bit 9 **DIVSWEN:** Divider Switch Enable bit
 - 1 = Divider switch is in progress
 - 0 = Divider switch is complete
 - ACTIVE: Reference Clock Request Status bit⁽¹⁾
 - 1 = Reference clock request is active
 - 0 = Reference clock request is not active
- bit 7-4 Unimplemented: Read as '0'

bit 8

- Note 1: Do not write to this register when the ON bit is not equal to the ACTIVE bit.
 - **2:** This bit is ignored when the ROSEL<3:0> bits = 0000.
 - 3: The ROSEL<3:0> bits should not be written while the ACTIVE bit is '1', as undefined behavior may result.

REGISTER 10-1: T1CON: TIMER1 CONTROL REGISTER (CONTINUED)

- bit 3
 Unimplemented: Read as '0'

 bit 2
 TSYNC: Timer1 External Clock Input Synchronization Selection bit

 When TCS = 1:
 1 = External clock input is synchronized

 0 = External clock input is not synchronized
 0 = External clock input is not synchronized

 When TCS = 0:
 This bit is ignored.

 bit 1
 TCS: Timer1 Clock Source Select bit
- 1 = External clock is defined by the TECS<1:0> bits 0 = Internal peripheral clock
- bit 0 Unimplemented: Read as '0'

11.1 Watchdog Timer Control Registers

TABLE 11-1: WATCHDOG TIMER REGISTER MAP

Bits											6								
Virtual Addr (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
2500		31:16								WDTO	LRKEY<1	5:0>							0000
3⊑80	WDICON	15:0 ON RUNDIV<4:0> CLKSEL<1:0> SLPDIV<4:0> WDTWIN						WDTWINEN	xxxx										

Legend: x = unknown value on Reset; --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
04.04	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1			
31:24	OENSYNC	—	OCFEN ⁽¹⁾	OCEEN ⁽¹⁾	OCDEN ⁽¹⁾	OCCEN ⁽¹⁾	OCBEN ⁽¹⁾	OCAEN			
00.40	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23:16	ICGSN	1<1:0>	—	AUXOL	JT<1:0>	ICS<2:0>					
45.0	R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0			
15:8	PWMRSEN	ASDGM	—	SSDG	—	—	—	—			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0	ASDG<7:0>										

REGISTER 12-2: CCPxCON2: CAPTURE/COMPARE/PWMx CONTROL 2 REGISTER

Legend:

Logonal			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31 **OENSYNC:** Output Enable Synchronization bit

- 1 = Update by output enable bits occurs on the next Time Base Reset or rollover
- 0 = Update by output enable bits occurs immediately
- bit 30 Unimplemented: Read as '0'
- bit 29-24 OC<F:A>EN: Output Enable/Steering Control bits⁽¹⁾
 - 1 = OCx pin is controlled by the CCPx module and produces an output compare or PWM signal
 - 0 = OCx pin is not controlled by the CCPx module; the pin is available to the port logic or another peripheral multiplexed on the pin

bit 23-22 ICGSM<1:0>: Input Capture Gating Source Mode Control bits

- 11 = Reserved
- 10 = One-Shot mode: Falling edge from gating source disables future capture events (ICDIS = 1)
- 01 = One-Shot mode: Rising edge from gating source enables future capture events (ICDIS = 0)
- 00 = Level-Sensitive mode: A high level from gating source will enable future capture events; a low level will disable future capture events
- bit 21 Unimplemented: Read as '0'
- bit 20-19 AUXOUT<1:0>: Auxiliary Output Signal on Event Selection bits
 - 11 = Input capture or output compare event; no signal in Timer mode
 - 10 = Signal output depends on module operating mode
 - 01 = Time base rollover event (all modes)
 - 00 = Disabled
- bit 18-16 ICS<2:0>: Input Capture Source Select bits
 - 111 = Reserved
 - 110 = Reserved
 - 101 = CLC2 output
 - 100 = CLC1 output
 - 011 = Reserved
 - 010 = Comparator 2 output
 - 001 = Comparator 1 output
 - 000 = ICMx pin (remappable)
- bit 15 **PWMRSEN:** CCPx PWM Restart Enable bit
 - 1 = ASEVT bit clears automatically at the beginning of the next PWM period, after the shutdown input has ended
 - 0 = ASEVT must be cleared in software to resume PWM activity on output pins
- Note 1: OCFEN through OCBEN (bits<29:25>) are implemented in MCCP modules only.

REGISTER 13-1: SPIxCON: SPIx CONTROL REGISTER (CONTINUED)

bit 23	MCLKSEL: Master Clock Enable bit ⁽¹⁾						
	 1 = REFCLKO is used by the Baud Rate Generator 0 = PBCLK is used by the Baud Rate Generator (1:1 with SYSCLK) 						
bit 22-18	Unimplemented: Read as '0'						
bit 17	SPIFE: SPIx Frame Sync Pulse Edge Select bit (Framed SPI mode only)						
	 1 = Frame synchronization pulse coincides with the first bit clock 0 = Frame synchronization pulse precedes the first bit clock 						
bit 16	ENHBUF: Enhanced Buffer Enable bit ⁽¹⁾						
	1 = Enhanced Buffer mode is enabled0 = Enhanced Buffer mode is disabled						
bit 15	ON: SPIx Module On bit						
	1 = SPIx module is enabled0 = SPIx module is disabled						
bit 14	Unimplemented: Read as '0'						
bit 13	SIDL: SPIx Stop in Idle Mode bit						
	 1 = Discontinues operation when CPU enters Idle mode 0 = Continues operation in Idle mode 						
bit 12	DISSDO: Disable SDOx Pin bit ⁽⁴⁾						
	 1 = SDOx pin is not used by the module; the pin is controlled by the associated PORTx register 0 = SDOx pin is controlled by the module 						
bit 11-10	MODE<32,16>: 32/16/8-Bit Communication Select bits						
	When AUDEN = 1:						
	MODE32 MODE16 Communication						
	1 24-bit data, 32-bit FIFO, 32-bit channel/64-bit frame						
	0 1 16-bit data, 16-bit FIFO, 32-bit channel/64-bit frame						
	0 0 16-bit data, 16-bit FIFO, 16-bit channel/32-bit frame						
	When AUDEN = 0:						
	MODE32 MODE16 Communication						
	1 x 32-Dil 0 1 16-bit						
	0 0 8-bit						
bit 9	SMP: SPIx Data Input Sample Phase bit						
	Master mode (MSTEN = 1):						
	 1 = Input data is sampled at the end of data output time 0 = Input data is sampled at the middle of data output time 						
	Slave mode (MSTEN = 0):						
	SMP value is ignored when SPIx is used in Slave mode. The module always uses SMP = 0.						
bit 8	CKE: SPIX Clock Edge Select bit ¹⁴						
	1 = Serial output data changes on transition from active clock state to idle clock state (see the CKP bit) 0 = Serial output data changes on transition from Idle clock state to active clock state (see the CKP bit)						
Note 1:	These bits can only be written when the ON bit = 0. Refer to Section 26.0 "Electrical Characteristics" for maximum clock frequency requirements.						
2:	This bit is not used in the Framed SPI mode. The user should program this bit to '0' for the Framed SPI mode (FRMEN = 1).						
3:	When AUDEN = 1, the SPI/I ² S module functions as if the CKP bit is equal to '1', regardless of the actual value of the CKP bit.						
4:	These bits are present for legacy compatibility and are superseded by PPS functionality on these devices (see Section 9.8 " Peripheral Pin Select (PPS) " for more information).						

REGISTER 14-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 7-6	URXISEL<1:0>: UARTx Receive Interrupt Mode Selection bits
	 11 - Reserved 10 = Interrupt flag bit is asserted while receive buffer is 3/4 or more full 01 = Interrupt flag bit is asserted while receive buffer is 1/2 or more full 00 = Interrupt flag bit is asserted while receive buffer is not empty (i.e., has at least 1 data character)
bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode is enabled; if 9-bit mode is not selected, this control bit has no effect 0 = Address Detect mode is disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Data is being received
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	 1 = Framing error has been detected for the current character 0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit
	This bit is set in hardware and can only be cleared (= 0) in software. Clearing a previously set OERR bit resets the receiver buffer and RSR to the empty state. 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed
bit 0	URYDA: LIARTy Receive Buffer Data Available bit (read-only)

- bit 0 URXDA: UARTx Receive Buffer Data Available bit (read-only)
 - 1 = Receive buffer has data, at least one more character can be read
 - 0 = Receive buffer is empty

REGISTER 16-1: AD1CON1: ADC CONTROL REGISTER 1 (CONTINUED)

- bit 7-4 SSRC<3:0>: Conversion Trigger Source Select bits 1111-1101 = Reserved 1100 = CLC2 module event ends sampling and starts conversion 1011 = CLC1 module event ends sampling and starts conversion 1010 = SCCP3 module event ends sampling and starts conversion 1001 = SCCP2 module event ends sampling and starts conversion 1000 = MCCP1 module event ends sampling and starts conversion 0111 = Internal counter ends sampling and starts conversion (auto-convert) 0110 = Timer1 period match ends sampling and starts conversion (can trigger during Sleep mode) 0101 = Timer1 period match ends sampling and starts conversion (will not trigger during Sleep mode) 0100-0010 = Reserved 0001 = Active transition on INTO pin ends sampling and starts conversion 0000 = Clearing the SAMP bit ends sampling and starts conversion bit 3 MODE12: 12-Bit Operation Mode bit 1 = 12-bit ADC operation 0 = 10-bit ADC operation bit 2 ASAM: ADC Sample Auto-Start bit 1 = Sampling begins immediately after last conversion completes; SAMP bit is automatically set 0 = Sampling begins when SAMP bit is set bit 1 SAMP: ADC Sample Enable bit⁽¹⁾ 1 = The ADC Sample-and-Hold Amplifier (SHA) is sampling 0 = The ADC Sample-and-Hold Amplifier is holding bit 0 DONE: ADC Conversion Status bit⁽²⁾ 1 = Analog-to-Digital conversion is done
 - analog-to-Digital conversion is done
 analog-to-Digital conversion is not done or has not started
 - Clearing this bit will not affect any operation in progress.
- Note 1: The SAMP bit is cleared and cannot be written if the ADC is disabled (ON bit = 0).
 - 2: The DONE bit is not persistent in Automatic modes; it is cleared by hardware at the beginning of the next sample.

REGISTER 17-1: CRCCON: CRC CONTROL REGISTER (CONTINUED)

- bit 2 MOD: CRC Calculation Mode bit
 - 1 = Alternate mode
 - 0 = Legacy mode
- bit 1-0 Unimplemented: Read as '0'

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31:24		X<31:24>							
22:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23.10	X<23:16>								
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	X<15:8>								
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	
7:0				X<7:1>					

REGISTER 17-2: CRCXOR:CRC XOR REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-1 X<31:1>: XOR of Polynomial Term Xⁿ Enable bits

bit 0 Unimplemented: Read as '0'



22.4 On-Chip Voltage Regulator Low-Power Modes

The main on-chip regulator always consumes an incremental amount of current over IDD/IPD, including when the device is in Sleep mode, even though the core digital logic does not require power. To provide additional savings in applications where power resources are critical, the regulator can be made to enter Standby mode and/ or Retention mode. Standby mode is controlled by the VREGS bit (PWRCON<0>), and Retention mode is controlled by the RETEN (PWRCON<1>) and RETVR (FPOR<2>) bits. The available Regulator Low-Power modes are listed in Table 22-2. For more information about the wake-up time and the current consumption for different modes, refer to the electrical specifications listed in Table 26-6 and Table 26-22.

Mode	VREGS Bit (PWRCON<0>)	RETEN Bit (PWRCON<1>)	RETVR Bit (FPOR<2>)	Wake-up Time (Table 26-22)	Current (Table 26-6)
Normal	1	0	1	Fastest	Highest
Standby Only	0	0	1	Medium	Medium
Retention Only	1	1	0	Medium	Medium
Standby and Retention	0	1	0	Slowest	Lowest

22.4.1 REGULATOR STANDBY MODE

Whenever the device goes into Sleep mode, the regulator can be made to enter Standby mode. This feature is controlled by the VREGS bit (PWRCON<0>). Clearing the VREGS bit enables Standby mode. If Standby mode is used, the voltage regulator needs some time to switch to normal operation mode and generate output. During this time, the code execution is disabled. The delay is applied every time the device resumes operation after Standby mode.

22.4.2 REGULATOR RETENTION MODE

When in Sleep mode, the device can use a separate low-power, low-voltage/retention regulator to power critical circuits. This regulator, which operates at 1V nominal, maintains power to data RAM, WDT, Timer1

and the RTCC, while all other core digital logic is powered down. The low-voltage/retention regulator is available only when Sleep mode is invoked. It is controlled by the RETVR Configuration bit (FPOR<2>) and in firmware by the RETEN bit (PWRCON<1>). RETVR must be programmed to zero (= 0) and the RETEN bit must be set (= 1) for the retention regulator to be enabled.

22.5 Low-Power Brown-out Reset

The PIC32MM0064GPL036 family devices have a second low-power Brown-out Reset circuit with a reduced precision of the trip point. This low-power BOR circuit can be activated when the main BOR is disabled. The circuit is enabled by programming the LPBOREN Configuration bit (FPOR<3>) to '1'.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P	
31:24				USERI	D<15:8>	_	_	_	
22.16	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P	
23:10	USERID<7:0>								
45.0	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1	
15:8	—	_	—		—	—	—	-	
7.0	r-1	r-1	r-1	r-1	R/P	r-1	r-1	r-1	
7:0					SOSCHP				

REGISTER 23-1: FDEVOPT/AFDEVOPT: DEVICE OPTIONS CONFIGURATION REGISTER

Legend:	r = Reserved bit	bit P = Programmable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bi	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 **USERID<15:0>:** User ID bits (2 bytes which can be programmed to any value)

- bit 15-4 Reserved: Program as '1'
- bit 3 **SOSCHP:** Secondary Oscillator (SOSC) High-Power Enable bit 1 = SOSC operates in Normal Power mode 0 = SOSC operates in High-Power mode
- bit 2-0 Reserved: Program as '1'

NOTES:





TABLE 26-27: MCCP AND SCCP PWM MODE TIMING REQUIREMENTS

Operating Conditions: $2.0V \le VDD \le 3.6V$, $-40^{\circ}C \le TA \le +85^{\circ}C$ (unless otherwise stated)							
Param No.	Param No.SymbolCharacteristics(1)MinMaxUnits						
OC15	Tfd	Fault Input to PWM I/O Change		30	ns		
OC20	TFLT	Fault Input Pulse Width	10	_	ns		

Note 1: These parameters are characterized but not tested in manufacturing.

Operating	Operating Conditions: $2.0V \le VDD \le 3.6V$, $-40^{\circ}C \le TA \le +85^{\circ}C$ (unless otherwise stated)						
Param. No.	Symbol	Characteristics ⁽¹⁾	Min	Max	Units		
SP10	TscL, TscH	SCKx Output Low or High Time	10	_	ns		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	7	ns		
SP36	TDOV2sc, TDOV2scL	SDOx Data Output Setup to First SCKx Edge	7	-	ns		
SP40	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	7	—	ns		
SP41	TscH2DIL, TscL2DIL	Hold Time of SDIx Data Input to SCKx Edge	7	—	ns		

TABLE 26-28: SPIX MODULE MASTER MODE TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 26-12: SPIX MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS



28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			MILLIMETERS			
Dimensio	n Limits	MIN	NOM	MAX			
Number of Pins	Ν		28				
Pitch	е		0.65 BSC				
Overall Height	А	-	-	2.00			
Molded Package Thickness	A2	1.65	1.75	1.85			
Standoff	A1	0.05	-	-			
Overall Width	E	7.40	7.80	8.20			
Molded Package Width	E1	5.00	5.30	5.60			
Overall Length	D	9.90	10.20	10.50			
Foot Length	L	0.55	0.75	0.95			
Footprint	L1		1.25 REF				
Lead Thickness	С	0.09	-	0.25			
Foot Angle	ф	0°	4°	8°			
Lead Width	b	0.22	-	0.38			

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

28-Lead Ultra Thin Plastic Quad Flat, No Lead Package (M6) - 4x4x0.6 mm Body [UQFN] With Corner Anchors

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N	28		
Pitch	е	0.40 BSC		
Overall Height	Α	-	-	0.60
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.152 REF		
Overall Width	E	4.00 BSC		
Exposed Pad Width	E2	1.80	1.90	2.00
Overall Length	D	4.00 BSC		
Exposed Pad Length	D2	1.80	1.90	2.00
Terminal Width	b	0.15	0.20	0.25
Corner Anchor Pad	b1	0.40	0.45	0.50
Corner Pad, Metal Free Zone	b2	0.18	0.23	0.28
Terminal Length	L	0.30	0.45	0.50
Terminal-to-Exposed-Pad	K	-	0.60	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-333-M6 Rev A Sheet 2 of 2