



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

·XF

Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	25MHz
Connectivity	IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	22
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 12x10/12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-UFQFN Exposed Pad
Supplier Device Package	28-UQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mm0064gpl028-i-m6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 1.0 DEVICE OVERVIEW

Note: This data sheet summarizes the features of the PIC32MM0064GPL036 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC32 Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com/PIC32). The information in this data sheet supersedes the information in the FRM. This data sheet contains device-specific information for the PIC32MM0064GPL036 family devices.

Figure 1-1 illustrates a general block diagram of the core and peripheral modules in the PIC32MM0064GPL036 family of devices.

Table 1-1 lists the pinout I/O descriptions for the pins shown in the device pin tables.

#### FIGURE 1-1: PIC32MM0064GPL036 FAMILY BLOCK DIAGRAM



	F		Pin	in Number					
Pin Name	20-Pin QFN	20-Pin SSOP	28-Pin QFN/ UQFN	28-Pin SPDIP/ SSOP/SOIC	36-Pin VQFN	40-Pin UQFN	Pin Type	Buffer Type	Description
RP1	19	2	27	2	33	36	I/O	ST/DIG	Remappable peripherals (input or output)
RP2	20	3	28	3	34	37	I/O	ST/DIG	
RP3	4	7	6	9	7	7	I/O	ST/DIG	
RP4	5	8	7	10	8	8	I/O	ST/DIG	
RP5	6	9	8	11	9	9	I/O	ST/DIG	
RP6	7	10	9	12	10	10	I/O	ST/DIG	
RP7	9	12	14	17	18	18	I/O	ST/DIG	
RP8	10	13	15	18	19	20	I/O	ST/DIG	
RP9	14	17	22	25	28	31	I/O	ST/DIG	
RP10	15	18	23	26	29	32	I/O	ST/DIG	
RP11	8	11	13	16	17	17	I/O	ST/DIG	
RP12	12	15	20	23	26	29	I/O	ST/DIG	
RP13	13	16	21	24	27	30	I/O	ST/DIG	
RP14	1	4	1	4	35	38	I/O	ST/DIG	
RP15	2	5	2	5	36	39	I/O	ST/DIG	
RP16	3	6	3	6	1	1	I/O	ST/DIG	
RP17		—	18	21	24	27	I/O	ST/DIG	
RP18		—	19	22	25	28	I/O	ST/DIG	
RP19	_	—	16	19	21	22	I/O	ST/DIG	
RP20	_	—	_	—	11	11	I/O	ST/DIG	
RTCC	14	17	22	25	28	31	0	DIG	Real-Time Clock alarm/seconds output
SCK1	9	12	14	17	18	18	I/O	ST/DIG	SPI1 clock (input or output)
SCLKI	7	10	9	12	10	10	Ι	ST	Secondary Oscillator external clock input
SDI1	14	17	22	25	28	31	I	ST	SPI1 data input
SDO1	10	13	15	18	19	20	0	DIG	SPI1 data output
SOSCI	6	9	8	11	9	9		_	Secondary Oscillator crystal
SOSCO	7	10	9	12	10	10		_	Secondary Oscillator crystal
SS1	15	18	23	26	29	32	I	ST	SPI1 slave select input
T1CK	10	13	15	18	19	20	I	ST	Timer1 external clock input
T1G	10	13	15	18	19	20	Ι	ST	Timer1 clock gate input
тск	9	12	14	17	18	18	Ι	ST	JTAG clock input
TDI	13	16	19	22	25	28	Ι	ST	JTAG data input
TDO	12	15	18	21	24	27	0	DIG	JTAG data output
TMS	10	13	15	18	19	20	Ι	ST	JTAG mode select input
U1BCLK	10	13	15	18	19	20	0	DIG	UART1 IrDA <sup>®</sup> 16x baud clock output
U1CTS	9	12	14	17	18	18	I	ST	UART1 transmission control input
U1RTS	10	13	15	18	19	20	0	DIG	UART1 reception control output
U1RX	15	18	23	26	29	32	Ι	ST	UART1 receive data input
U1TX	14	17	22	25	28	31	0	DIG	UART1 transmit data output
	0T 0	· ··· <del>·</del> ·					.,		

#### PIC32MM0064GPL036 FAMILY PINOUT DESCRIPTION (CONTINUED) **TABLE 1-1:**

**Legend:** ST = Schmitt Trigger input buffer

DIG = Digital input/output

ANA = Analog level input/output

## REGISTER 10-1: T1CON: TIMER1 CONTROL REGISTER (CONTINUED)

- bit 3
   Unimplemented: Read as '0'

   bit 2
   TSYNC: Timer1 External Clock Input Synchronization Selection bit

   When TCS = 1:
   1 = External clock input is synchronized

   0 = External clock input is not synchronized
   0 = External clock input is not synchronized

   When TCS = 0:
   This bit is ignored.

   bit 1
   TCS: Timer1 Clock Source Select bit
- 1 = External clock is defined by the TECS<1:0> bits 0 = Internal peripheral clock
- bit 0 Unimplemented: Read as '0'

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
04.04	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1			
31:24	OENSYNC	—	OCFEN <sup>(1)</sup>	OCEEN <sup>(1)</sup>	OCDEN <sup>(1)</sup>	OCCEN <sup>(1)</sup>	OCBEN <sup>(1)</sup>	OCAEN			
00.40	R/W-0 R/W-0		U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23:16	ICGSN	1<1:0>	—	AUXOL	JT<1:0>		ICS<2:0>				
45.0	R/W-0 R/W-0		U-0	R/W-0	U-0	U-0	U-0	U-0			
15:8	PWMRSEN	ASDGM	—	SSDG	—	—	—	—			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0	ASDG<7:0>										

#### REGISTER 12-2: CCPxCON2: CAPTURE/COMPARE/PWMx CONTROL 2 REGISTER

### Legend:

Logonal			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31 **OENSYNC:** Output Enable Synchronization bit

- 1 = Update by output enable bits occurs on the next Time Base Reset or rollover
- 0 = Update by output enable bits occurs immediately
- bit 30 Unimplemented: Read as '0'
- bit 29-24 OC<F:A>EN: Output Enable/Steering Control bits<sup>(1)</sup>
  - 1 = OCx pin is controlled by the CCPx module and produces an output compare or PWM signal
  - 0 = OCx pin is not controlled by the CCPx module; the pin is available to the port logic or another peripheral multiplexed on the pin

#### bit 23-22 ICGSM<1:0>: Input Capture Gating Source Mode Control bits

- 11 = Reserved
- 10 = One-Shot mode: Falling edge from gating source disables future capture events (ICDIS = 1)
- 01 = One-Shot mode: Rising edge from gating source enables future capture events (ICDIS = 0)
- 00 = Level-Sensitive mode: A high level from gating source will enable future capture events; a low level will disable future capture events
- bit 21 Unimplemented: Read as '0'
- bit 20-19 AUXOUT<1:0>: Auxiliary Output Signal on Event Selection bits
  - 11 = Input capture or output compare event; no signal in Timer mode
  - 10 = Signal output depends on module operating mode
  - 01 = Time base rollover event (all modes)
  - 00 = Disabled
- bit 18-16 ICS<2:0>: Input Capture Source Select bits
  - 111 = Reserved
  - 110 = Reserved
  - 101 = CLC2 output
  - 100 = CLC1 output
  - 011 = Reserved
  - 010 = Comparator 2 output
  - 001 = Comparator 1 output
  - 000 = ICMx pin (remappable)
- bit 15 **PWMRSEN:** CCPx PWM Restart Enable bit
  - 1 = ASEVT bit clears automatically at the beginning of the next PWM period, after the shutdown input has ended
  - 0 = ASEVT must be cleared in software to resume PWM activity on output pins
- Note 1: OCFEN through OCBEN (bits<29:25>) are implemented in MCCP modules only.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31.24		YRTEN	l<3:0>		YRONE<3:0>					
00.40	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16	—	—	—	MTHTEN	MTHONE<3:0>					
45.0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	—	—	DAYTE	N<1:0>		DAYONE<3:0>				
7:0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
7:0	_	_	_	_			WDAY<2:0>			

## REGISTER 15-5: RTCDATE: RTCC DATE REGISTERS

1	
	i edend
	Logona

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 31-28 YRTEN<3:0>: Binary Coded Decimal Value of Years 10-Digit bits
- bit 27-24 YRONE<3:0>: Binary Coded Decimal Value of Years 1-Digit bits
- bit 23-21 Unimplemented: Read as '0'
- bit 20 MTHTEN: Binary Coded Decimal Value of Months 10-Digit bit Contains a value from 0 to 1.
- bit 19-16 **MTHONE<3:0>:** Binary Coded Decimal Value of Months 1-Digit bits Contains a value from 0 to 9.
- bit 15-14 Unimplemented: Read as '0'
- bit 13-12 **DAYTEN<1:0>:** Binary Coded Decimal Value of Days 10-Digit bits Contains a value from 0 to 3.
- bit 11-8 **DAYONE<3:0>:** Binary Coded Decimal Value of Days 1-Digit bits Contains a value from 0 to 9.
- bit 7-3 Unimplemented: Read as '0'
- bit 2-0 **WDAY<2:0>:** Binary Coded Decimal Value of Weekdays Digit bits Contains a value from 0 to 6.

## TABLE 16-1: ADC REGISTER MAP (CONTINUED)

ess							-			Bits	5								
Virtual Addr (BF80_#)	Register Name <sup>(3)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0750		31:16							Δ		1<31.0>								0000
0720		15:0		0000													0000		
07E0		31:16							Δ		5<31.0>								0000
0/10		15:0								0000									
0800	AD1CON1	31:16	—	—	—	—	-	—	—	—	—	—	—	—	—	—	—	—	0000
0000	712100111	15:0	ON		SIDL	—	_	F	ORM<2:0	>		SSR	C<3:0>		MODE12	ASAM	SAMP	DONE	0000
0810	AD1CON2	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
0010		15:0		VCFG<2:0	)>	OFFCAL	BUFREGEN	CSCNA	_	_	BUFS	—		SMI	PI<3:0>		BUFM	—	0000
0820	AD1CON3	31:16	—	—	_	—	—	—	—	—	—	—	—	—	—		—	—	0000
0020	1.5.100.10	15:0	ADRC	EXTSAM	_		SAN	/IC<4:0>						AD	DCS<7:0>				0000
0840	AD1CHS	31:16	—	—	—	—	_	—	—	—	—	—	—	—	—	—	—	—	0000
0010	7.010110	15:0	—	—	—	—	_	—	—	—	С	H0NA<2	0>		(	CH0SA<4:0	>		0000
0850	AD1CSS	31:16	—		CSS<30:28	>	—	—	—	—	—	—	—	—	—	—	—	—	0000
0000	7101000	15:0	—	—			T	•			CSS<13	:0> <b>(1,2)</b>			T				0000
0870	AD1CON5	31:16	—	—	—	—	_	—	—	—	—	—	—	—	—	—	—	—	0000
00/0	1.5100110	15:0	ASEN	LPEN	_	BGREQ	—	—	ASIN	۲<1:0>	—	—	—	—	WM<	:1:0>	CM<	:1:0>	0000
0880	AD1CHIT	31:16	—	—	_	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
0000		15:0	—	—							CHH<13	:0> <b>(1,2)</b>							0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The CSS<13:11> and CHH<13:11> bits are not implemented in 20-pin devices.

2: The CSS<13:12> and CHH<13:12> bits are not implemented in 28-pin devices.

3: All registers in this table have corresponding CLR, SET and INV registers at their virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively.



### 22.3 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not take effect and read values are invalid.

To disable a peripheral, the associated PMDx bit must be set to '1'. To enable a peripheral, the associated PMDx bit must be cleared (default). To prevent accidental configuration changes under normal operation, writes to the PMDx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the PMDLOCK bit in PMDCON register (PMDCON<11>). Setting PMDLOCK prevents writes to the control registers; clearing PMDLOCK allows writes. To set or clear PMDLOCK, an unlock sequence must be executed. Refer to Section 23.4 "System Registers Write Protection" for details.

Table 22-1 lists the module disable bits and locations for all modules.

Peripheral	PMDx Bit Name	Register Name and Bit Location
Analog-to-Digital Converter (ADC)	ADCMD	PMD1<0>
Voltage Reference (VR)	VREFMD	PMD1<12>
High/Low-Voltage Detect (HLVD)	HLVDMD	PMD1<20>
Comparator 1 (CMP1)	CMP1MD	PMD2<0>
Comparator 2 (CMP2)	CMP2MD	PMD2<1>
Configurable Logic Cell 1 (CLC1)	CLC1MD	PMD2<24>
Configurable Logic Cell 2 (CLC2)	CLC2MD	PMD2<25>
Multiple Outputs Capture/Compare/PWM/ Timer1 (MCCP1)	CCP1MD	PMD3<8>
Single Output Capture/Compare/PWM/Timer2 (SCCP2)	CCP2MD	PMD3<9>
Single Output Capture/Compare/PWM/Timer3 (SCCP3)	CCP3MD	PMD3<10>
Timer1 (TMR1)	T1MD	PMD4<0>
Universal Asynchronous Receiver Transmitter 1 (UART1)	U1MD	PMD5<0>
Universal Asynchronous Receiver Transmitter 2 (UART2)	U2MD	PMD5<1>
Serial Peripheral Interface 1 (SPI1)	SPI1MD	PMD5<8>
Serial Peripheral Interface 2 (SPI2)	SPI2MD	PMD5<9>
Real-Time Clock and Calendar (RTCC)	RTCCMD	PMD6<0>
Reference Clock Output (REFCLKO)	REFOMD	PMD6<8>
Programmable Cyclic Redundancy Check (CRC)	CRCMD	PMD7<3>

## TABLE 22-1: PERIPHERAL MODULE DISABLE BITS AND LOCATIONS

# REGISTER 23-5: FOSCSEL/AFOSCSEL: OSCILLATOR SELECTION CONFIGURATION REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
31:24	—	—	—	—	—	_	_	—
00.40	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
23:10	—	—	—	—	—	—	—	—
45.0	R/P	R/P	r-1	R/P	r-1	R/P	R/P	R/P
15:8	FCKS	M<1:0>	_	SOSCSEL	—	OSCIOFNC	POSCM	OD<1:0>
7.0	R/P	R/P	r-1	R/P	r-1	R/P	R/P	R/P
7:0	IESO	SOSCEN	—	PLLSRC	—		FNOSC<2:0>	

Legend:	r = Reserved bit	P = Programmable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16	Reserved: Program as '1'
bit 15-14	FCKSM<1:0>: Clock Switching and Fail-Safe Clock Monitor Enable bits
	<ul> <li>11 = Clock switching is enabled; Fail-Safe Clock Monitor is enabled</li> <li>10 = Clock switching is disabled; Fail-Safe Clock Monitor is enabled</li> <li>01 = Clock switching is enabled; Fail-Safe Clock Monitor is disabled</li> <li>00 = Clock switching is disabled; Fail-Safe Clock Monitor is disabled</li> </ul>
bit 13	Reserved: Program as '1'
bit 12	SOSCSEL: Secondary Oscillator (SOSC) External Clock Enable bit
	<ul><li>1 = Crystal is used (RA4 and RB4 pins are controlled by SOSC)</li><li>0 = External clock is connected to the SOSCO pin (RA4 and RB4 pins are controlled by I/O PORTx registers)</li></ul>
bit 11	Reserved: Program as '1'
bit 10	OSCIOFNC: System Clock on CLKO Pin Enable bit
	<ul> <li>1 = OSC2/CLKO pin operates as normal I/O</li> <li>0 = System clock is connected to the OSC2/CLKO pin</li> </ul>
bit 9-8	POSCMOD<1:0>: Primary Oscillator (POSC) Mode Selection bits
	<ul> <li>11 = Primary Oscillator is disabled</li> <li>10 = HS Oscillator mode is selected</li> <li>01 = XT Oscillator mode is selected</li> <li>00 = External Clock (EC) mode is selected</li> </ul>
bit 7	IESO: Two-Speed Start-up Enable bit
	<ul><li>1 = Two-Speed Start-up is enabled</li><li>0 = Two-Speed Start-up is disabled</li></ul>
bit 6	SOSCEN: Secondary Oscillator (SOSC) Enable bit
	<ul><li>1 = Secondary Oscillator is enabled</li><li>0 = Secondary Oscillator is disabled</li></ul>
bit 5	Reserved: Program as '1'
bit 4	PLLSRC: System PLL Input Clock Selection bit
	<ul> <li>1 = FRC oscillator is selected as the PLL reference input on a device Reset</li> <li>0 = Primary Oscillator (POSC) is selected as the PLL reference input on a device Reset</li> </ul>
bit 3	Reserved: Program as '1'

### TABLE 23-6: BAND GAP REGISTER MAP

Virtual Address (BF80_#)		0								В	its								(0
	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
2300	ANOFO(1)	31:16	_	—	—	_	—	—	—	_	—	—	—	—	—	—	—	_	0000
	ANCEG	15:0		_	_		_	_	_		_	_	_	_	_	VBGADC	VBGCMP	_	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively.

## PIC32MM0064GPL036 FAMILY

## REGISTER 23-10: ANCFG: BAND GAP CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	—	—		—	—	—	—	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—		—	—	_	_	_
7.0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS, HC	R/W-0, HS, HC	U-0
7:0	_	—	_	_	—	VBGADC	VBGCMP	_

Legend:	HC = Hardware Clearable bit	HS = Hardware Settable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-3 Unimplemented: Read as '0'

- bit 2 **VBGADC:** ADC Band Gap Enable bit
  - 1 = ADC band gap is enabled
  - 0 = ADC band gap is disabled

bit 1 **VBGCMP:** Comparator Band Gap Enable bit

- 1 = Comparator band gap is enabled
- 0 = Comparator band gap is disabled
- bit 0 Unimplemented: Read as '0'

Parameter No.	Typical <sup>(1)</sup>	Max	Units	Operating Temperature	Vdd	Conditions			
DC60	134 198 μA -40°		-40°C						
	136	208	μA	+25°C	2.0V				
	141	217	μA	+85°C		Sleep with active main voltage regulator			
	139	209	μA	-40°C		(VKEGS (PWKCON<0>) = 1, RETEN (PWRCON<1>) = 0)			
	141	217	μA	+25°C	3.3V				
	143	231	μA	+85°C					
DC61	4.3	11.7	μA	-40°C					
	5.1	15.6	μA	+25°C	2.0V	Sleep with main voltage regulator in			
	11.4	34.3	μA	+85°C		Standby mode			
	6.1	16.8	μA	-40°C		(VREGS (PWRCON<0>) = 0,			
	6.9	20.1	μA	+25°C	3.3V	RETEN (PWRCON<1>) = 0)			
	12.7	36.0	μA	+85°C					
DC62	2.3	—	μA	-40°C		Sleep with enabled retention voltage regulator (VREGS (PWRCON<0>) = 1, RETEN (PWRCON<1>) = 1,			
	2.7	—	μA	+25°C	2.0V				
	5.2	—	μA	+85°C					
	2.3	—	μA	-40°C					
	2.7	_	μA	+25°C	3.3V	REIVR(FPOR<2>)=0)			
	5.4	—	μA	+85°C					
DC63	0.28	_	μA	-40°C					
	0.44	_	μA	+25°C	2.0V	Sleep with enabled retention voltage			
	2.52	_	μA	+85°C		regulator (VREGS (PWRCON<0>) = 0,			
	0.29	—	μA	-40°C		RETEN (PWRCON<1>) = 1,			
	0.44		μA	+25°C	3.3V	REIVR(FPOR<2>)=0)			
	2.62		μA	+85°C					

## TABLE 26-6: POWER-DOWN CURRENT (IPD)<sup>(2)</sup>

**Note 1:** Data in the "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with:

- Oscillator is configured in FRC mode without PLL (FNOSC<2:0> (FOSCSEL<2:0>) = 000)
- OSC2 is configured as I/O in Configuration Words (OSCIOFNC (FOSCSEL<10>) = 1)
- FSCM is disabled (FCKSM<1:0> (FOSCSEL<15:14>) = 00)
- Secondary Oscillator circuits are disabled (SOSCEN (FOSCSEL<6>) = 0 and SOSCSEL (FOSCSEL<12>) = 0)
- Main and low-power BOR circuits are disabled (BOREN<1:0> (FPOR<1:0>) = 00 and LPBOREN (FPOR<3>) = 0)
- Watchdog Timer is disabled (FWDTEN (FWDT<15>) = 0)
- All I/O pins are configured as outputs and driving low
- No peripheral modules are operating or being clocked (defined PMDx bits are all ones)

	TABLE 26-7:	INCREMENTAL PERIPHERAL $\triangle$ CURRENT <sup>(2)</sup>
--	-------------	---

<b>Operating Conditions:</b> 2.0V < VDD < 3.6V, $-40^{\circ}$ C < TA < $+85^{\circ}$ C (unless otherwise stated)									
Parameter No.	Typ <sup>(1)</sup>	Units	Conditions						
Brown-out Reset Incremental Current (∆BOR)									
DC71	2.7	μA							
Watchdog Timer Incremental Current (∆WDT)									
DC72	80	nA	with LPRC						
High/Low-Voltage Detect Incremental Current (∆HLVD)									
DC73	2.1	μA							
Real-Time Clock and Calendar Incremental Current (ARTCC)									
DC74	1.0	μA	with SOSC						
DC75	0.4	μA	with LPRC						
ADC Incremental Current ( $\Delta$ ADC)									
DC76	C76 450 μA 12-bit, 100 ksps, with FRC								
FRC Oscillator Incren	nental Current	(∆FRC)							
DC78	305	μA							
PLL Incremental Curr	rent (∆PLL)								
DC79	1230	μA	Fvco = 24 MHz						
DC80	1550	μA	Fvco = 48 MHz						
Digital-to-Analog Converter Incremental Current, CDAC (∆DAC)									
DC81	27.5	μA							
Low-Power BOR Incre	Low-Power BOR Incremental Current (∆LPBOR)								
DC82	200	nA							
Comparator Incremen	ntal Current (∆0	CMP)							
DC83	24.0	μΑ							

**Note 1:** Data in the "Typ" column is for design guidance only and is not tested.

**2:** The  $\Delta$  current is an additional current consumed when the module is enabled. This current should be added to the base IPD current.

## TABLE 26-10: I/O PIN OUTPUT SPECIFICATIONS

<b>Operating Conditions:</b> $2.0V \le V_{DD} \le 3.6V$ , $-40^{\circ}C \le TA \le +85^{\circ}C$ (unless otherwise stated)									
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions			
	Vol	Output Low Voltage							
DO10		I/O Ports	_	0.36	V	IOL = 6.0 mA, VDD = 3.6V			
			—	0.21	V	IOL = 3.0 mA, VDD = 2V			
DO16		RA3, RB8, RB9 and RB15 I/O Ports	—	0.16	V	IOL = 6.0 mA, VDD = 3.6V			
			—	0.12	V	IOL = 3.0 mA, VDD = 2V			
	Voн	Output High Voltage							
DO20		I/O Ports	3.25	—	V	IOH = -6.0 mA, VDD = 3.6V			
			1.4	—	V	Iон = -3.0 mA, Vdd = 2V			
DO26		RA3, RB8, RB9 and RB15 I/O Ports	3.3	—	V	ЮН = -6.0 mA, VDD = 3.6V			
			1.55	_	V	ЮН = -3.0 mA, VDD = 2V			

#### TABLE 26-11: PROGRAM FLASH MEMORY SPECIFICATIONS

Operat	<b>Operating Conditions:</b> $2.0V \le VDD \le 3.6V$ , $-40^{\circ}C \le TA \le +85^{\circ}C$ (unless otherwise stated)									
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions			
D130	Eр	Cell Endurance	10000	20000	_	E/W				
D131	VICSP	VDD for In-Circuit Serial Programming™ (ICSP™)	VBOR	_	3.6	V				
D132	Vrtsp	VDD for Run-Time Self-Programming (RTSP)	2.0	_	3.6	V				
D133	Tiw	Self-Timed Double-Word Write Cycle Time	19.7	21.0	22.3	μs	8 bytes, data is not all '1's			
		Self-Timed Row Write Cycle Time	1.3	1.4	1.5	ms	256 bytes, data is not all ʻ1's, SYSCLK > 2 MHz			
D133	TIE	Self-Timed Page Erase Time	15.0	16.0	17.0	ms	2048 bytes			
D134	TRETD	Characteristic Retention	20	—	_	Year	If no other specifications are violated			
D136	TCE	Self-Timed Chip Erase Time	16.0	17.0	18.0	ms				

**Note 1:** Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

## 28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	MILLIMETERS						
Dimension	Limits	MIN	NOM	MAX			
Number of Pins	N		28				
Pitch	е		1.27 BSC				
Overall Height	A	-	-	2.65			
Molded Package Thickness	A2	2.05	-	-			
Standoff §	A1	0.10	-	0.30			
Overall Width	E		10.30 BSC				
Molded Package Width	E1	7.50 BSC					
Overall Length	D	17.90 BSC					
Chamfer (Optional)	h	0.25	-	0.75			
Foot Length	L	0.40	-	1.27			
Footprint	L1	1 1.40 REF					
Lead Angle	Θ	0°	-	-			
Foot Angle	φ	0°	-	8°			
Lead Thickness	С	0.18	-	0.33			
Lead Width	b	0.31	-	0.51			
Mold Draft Angle Top	α	5°	-	15°			
Mold Draft Angle Bottom	β	5°	-	15°			

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5 Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2015-2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0653-2