



Welcome to E-XFL.COM

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"


Details

Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	25MHz
Connectivity	IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, I ² S, POR, PWM, WDT
Number of I/O	22
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 12x10/12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mm0064gpl028-i-ss

PIC32MM0064GPL036 FAMILY

Pin Diagrams (Continued)

28-Pin SPDIP⁽²⁾/SSOP/SOIC



Legend: Shaded pins are up to 5V tolerant.

Note 1: Pin has an increased current drive strength. Refer to **Section 26.0 “Electrical Characteristics”** for details.

Note 2: Only PIC32MM0064GPL028 comes in a 28-pin SPDIP package.

TABLE 4: COMPLETE PIN FUNCTION DESCRIPTIONS FOR 28-PIN SPDIP/SSOP/SOIC DEVICES

Pin	Function	Pin	Function
1	MCLR	15	PGEC3/RB6
2	VREF+/AN0/RP1/OCM1E/INT3/RA0	16	RP11/RB7
3	VREF-/AN1/RP2/OCM1F/RA1	17	TCK/RP7/U1CTS/SCK1/OCM1A/RB8 ⁽¹⁾
4	PGED1/AN2/C1IND/C2INB/RP14/RB0	18	TMS/REFCLKI/RP8/T1CK/T1G/U1RTS/U1BCLK/SDO1/C2OUT/OCM1B/INT2/RB9 ⁽¹⁾
5	PGEC1/AN3/C1INC/C2INA/RP15/RB1	19	RP19/RC9
6	AN4/C1INB/RP16/RB2	20	VCAP
7	AN11/C1INA/RB3	21	PGED2/TDO/RP17/RB10
8	Vss	22	PGEC2/TDI/RP18/RB11
9	OSC1/CLKI/AN5/RP3/OCM1C/RA2	23	AN7/LVDIN/RP12/RB12
10	OSC2/CLKO/AN6/RP4/OCM1D/RA3 ⁽¹⁾	24	AN8/RP13/RB13
11	SOSCI/RP5/RB4	25	CDAC1/AN9/RP9/RTCC/U1TX/SDI1/C1OUT/INT1/RB14
12	SOSCO/SCLKI/RP6/PWRLCLK/RA4	26	AN10/REFCLKO/RP10/U1RX/SS1/FSYNC1/INT0/RB15 ⁽¹⁾
13	VDD	27	AVss
14	PGED3/RB5	28	AVDD

Note 1: Pin has an increased current drive strength.

PIC32MM0064GPL036 FAMILY

Table of Contents

1.0	Device Overview	13
2.0	Guidelines for Getting Started with 32-Bit Microcontrollers	19
3.0	CPU	23
4.0	Memory Organization	33
5.0	Flash Program Memory	37
6.0	Resets	45
7.0	CPU Exceptions and Interrupt Controller	51
8.0	Oscillator Configuration	65
9.0	I/O Ports	77
10.0	Timer1	87
11.0	Watchdog Timer (WDT)	91
12.0	Capture/Compare/PWM/Timer Modules (MCCP and SCCP)	95
13.0	Serial Peripheral Interface (SPI) and Inter-IC Sound (I ² S)	109
14.0	Universal Asynchronous Receiver Transmitter (UART)	117
15.0	Real-Time Clock and Calendar (RTCC)	123
16.0	12-Bit Analog-to-Digital Converter with Threshold Detect	133
17.0	32-Bit Programmable Cyclic Redundancy Check (CRC) Generator	147
18.0	Configurable Logic Cell (CLC)	151
19.0	Comparator	163
20.0	Control Digital-to-Analog Converter (CDAC)	169
21.0	High/Low-Voltage Detect (HLVD)	173
22.0	Power-Saving Features	177
23.0	Special Features	181
24.0	Development Support	199
25.0	Instruction Set	203
26.0	Electrical Characteristics	205
27.0	Packaging Information	233
	Appendix A: Revision History	257
	Index	259
	The Microchip Web Site	263
	Customer Change Notification Service	263
	Customer Support	263
	Product Identification System	265

Referenced Sources

This device data sheet is based on the following individual sections of the *"PIC32 Family Reference Manual"*. These documents should be considered as the general reference for the operation of a particular module or device feature.

Note: To access the documents listed below, browse the documentation section of the Microchip web site (www.microchip.com).

- **Section 1. "Introduction"** (DS60001127)
- **Section 5. "Flash Programming"** (DS60001121)
- **Section 7. "Resets"** (DS60001118)
- **Section 8. "Interrupts"** (DS60001108)
- **Section 10. "Power-Saving Modes"** (DS60001130)
- **Section 14. "Timers"** (DS60001105)
- **Section 19. "Comparator"** (DS60001110)
- **Section 21. "UART"** (DS61107)
- **Section 23. "Serial Peripheral Interface (SPI)"** (DS61106)
- **Section 25. "12-Bit Analog-to-Digital Converter (ADC) with Threshold Detect"** (DS60001359)
- **Section 28. "RTCC with Timestamp"** (DS60001362)
- **Section 30. "Capture/Compare/PWM/Timer (MCCP and SCCP)"** (DS60001381)
- **Section 33. "Programming and Diagnostics"** (DS61129)
- **Section 36. "Configurable Logic Cell"** (DS60001363)
- **Section 45. "Control Digital-to-Analog Converter (CDAC)"** (DS60001327)
- **Section 50. "CPU for Devices with MIPS32[®] microAptiv[™] and M-Class Cores"** (DS60001192)
- **Section 59. "Oscillators with DCO"** (DS60001329)
- **Section 60. "32-Bit Programmable Cyclic Redundancy Check (CRC)"** (DS60001336)
- **Section 62. "Dual Watchdog Timer"** (DS60001365)

PIC32MM0064GPL036 FAMILY


TABLE 1-1: PIC32MM0064GPL036 FAMILY PINOUT DESCRIPTION (CONTINUED)

Pin Name	Pin Number						Pin Type	Buffer Type	Description
	20-Pin QFN	20-Pin SSOP	28-Pin QFN/UQFN	28-Pin SPDIP/SSOP/SOIC	36-Pin VQFN	40-Pin UQFN			
PGEC1	2	5	2	5	36	39	I	ST	ICSP Port 1 programming clock input
PGEC2	19	2	19	22	25	28	I	ST	ICSP Port 2 programming clock input
PGEC3	7	10	12	15	16	16	I	ST	ICSP Port 3 programming clock input
PGED1	1	4	1	4	35	38	I/O	ST/DIG	ICSP Port 1 programming data
PGED2	20	3	18	21	24	27	I/O	ST/DIG	ICSP Port 2 programming data
PGED3	6	9	11	14	15	15	I/O	ST/DIG	ICSP Port 3 programming data
PWRLCLK	7	10	9	12	10	10	I	ST	Real-Time Clock 50/60 Hz clock input
RA0	19	2	27	2	33	36	I/O	ST/DIG	PORTA digital I/O
RA1	20	3	28	3	34	37	I/O	ST/DIG	PORTA digital I/O
RA2	4	7	6	9	7	7	I/O	ST/DIG	PORTA digital I/O
RA3	5	8	7	10	8	8	I/O	ST/DIG	PORTA digital I/O
RA4	7	10	9	12	10	10	I/O	ST/DIG	PORTA digital I/O
RA9	—	—	—	—	11	11	I/O	ST/DIG	PORTA digital I/O
RB0	1	4	1	4	35	38	I/O	ST/DIG	PORTB digital I/O
RB1	2	5	2	5	36	39	I/O	ST/DIG	PORTB digital I/O
RB2	3	6	3	6	1	1	I/O	ST/DIG	PORTB digital I/O
RB3	—	—	4	7	2	2	I/O	ST/DIG	PORTB digital I/O
RB4	6	9	8	11	9	9	I/O	ST/DIG	PORTB digital I/O
RB5	—	—	11	14	15	15	I/O	ST/DIG	PORTB digital I/O
RB6	—	—	12	15	16	16	I/O	ST/DIG	PORTB digital I/O
RB7	8	11	13	16	17	17	I/O	ST/DIG	PORTB digital I/O
RB8	9	12	14	17	18	18	I/O	ST/DIG	PORTB digital I/O
RB9	10	13	15	18	19	20	I/O	ST/DIG	PORTB digital I/O
RB10	—	—	18	21	24	27	I/O	ST/DIG	PORTB digital I/O
RB11	—	—	19	22	25	28	I/O	ST/DIG	PORTB digital I/O
RB12	12	15	20	23	26	29	I/O	ST/DIG	PORTB digital I/O
RB13	13	16	21	24	27	30	I/O	ST/DIG	PORTB digital I/O
RB14	14	17	22	25	28	31	I/O	ST/DIG	PORTB digital I/O
RB15	15	18	23	26	29	32	I/O	ST/DIG	PORTB digital I/O
RC0	—	—	—	—	3	3	I/O	ST/DIG	PORTC digital I/O
RC1	—	—	—	—	4	4	I/O	ST/DIG	PORTC digital I/O
RC2	—	—	—	—	5	5	I/O	ST/DIG	PORTC digital I/O
RC3	—	—	—	—	14	14	I/O	ST/DIG	PORTC digital I/O
RC8	—	—	—	—	20	21	I/O	ST/DIG	PORTC digital I/O
RC9	—	—	16	19	21	22	I/O	ST/DIG	PORTC digital I/O
REFCLKI	10	13	15	18	19	20	I	ST	Reference clock input
REFCLKO	15	18	23	26	29	32	O	DIG	Reference clock output

Legend: ST = Schmitt Trigger input buffer DIG = Digital input/output ANA = Analog level input/output


PIC32MM0064GPL036 FAMILY

FIGURE 3-1: PIC32MM0064GPL036 FAMILY MICROPROCESSOR CORE BLOCK DIAGRAM



PIC32MM0064GPL036 FAMILY

FIGURE 4-1: MEMORY MAP FOR DEVICES WITH 16 Kbytes OF PROGRAM MEMORY⁽¹⁾



PIC32MM0064GPL036 FAMILY

REGISTER 5-4: NVMDATAx: NVM FLASH DATA x REGISTER (x = 0-1)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	NVMDATAx<31:24>							
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	NVMDATAx<23:16>							
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	NVMDATAx<15:8>							
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	NVMDATAx<7:0>							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
 -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 **NVMDATAx<31:0>**: NVM Flash Data x bits
 Double-Word Program: Writes NVMDATA1:NVMDATA0 to the target Flash address defined in NVMADDR. NVMDATA0 contains the least significant instruction word.

REGISTER 5-5: NVMSRCADDR: NVM SOURCE DATA ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	NVMSRCADDR<31:24>							
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	NVMSRCADDR<23:16>							
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	NVMSRCADDR<15:8>							
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	NVMSRCADDR<7:0>							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
 -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 **NVMSRCADDR<31:0>**: NVM Source Data Address bits
 The system physical address of the data to be programmed into the Flash when the NVMOP<3:0> bits (NVMCON<3:0>) are set to perform row programming.

PIC32MM0064GPL036 FAMILY

6.0 RESETS


Note: This data sheet summarizes the features of the PIC32MM0064GPL036 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 7. “Resets”** (DS60001118) in the *“PIC32 Family Reference Manual”*, which is available from the Microchip web site (www.microchip.com/PIC32). The information in this data sheet supersedes the information in the FRM.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The device Reset sources are as follows:

- Power-on Reset (POR)
- Master Clear Reset Pin ($\overline{\text{MCLR}}$)
- Software Reset (SWR)
- Watchdog Timer Reset (WDTR)
- Brown-out Reset (BOR)
- Configuration Mismatch Reset (CMR)

A simplified block diagram of the Reset module is illustrated in Figure 6-1.

FIGURE 6-1: SYSTEM RESET BLOCK DIAGRAM



PIC32MM0064GPL036 FAMILY

REGISTER 6-3: RNMICON: NON-MASKABLE INTERRUPT (NMI) CONTROL REGISTER⁽¹⁾

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
	—	—	—	—	—	—	—	WDTR
23:16	R/W-0	U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0
	SWNMI	—	—	—	GNMI	—	CF	WDTS
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	NMI CNT <15:8>							
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	NMI CNT <7:0>							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
 -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-25 **Unimplemented:** Read as '0'

bit 24 **WDTR:** Watchdog Timer Time-out in Run Mode Flag bit
 1 = A Run mode WDT time-out has occurred and caused an NMI
 0 = WDT time-out has not occurred
 Setting this bit will cause a WDT NMI event and NMI CNT <15:0> will begin counting.

bit 23 **SWNMI:** Software NMI Trigger bit
 1 = An NMI has been generated
 0 = An NMI was not generated

bit 22-20 **Unimplemented:** Read as '0'

bit 19 **GNMI:** Software General NMI Trigger bit
 1 = A general NMI has been generated
 0 = A general NMI was not generated

bit 18 **Unimplemented:** Read as '0'

bit 17 **CF:** Clock Fail Detect bit
 1 = FSCM has detected clock failure and caused an NMI
 0 = FSCM has not detected clock failure
 Setting this bit will cause a CF NMI event, but will not cause a clock switch to the FRC.

bit 16 **WDTS:** Watchdog Timer Time-out in Sleep Mode Flag bit
 1 = WDT time-out has occurred during Sleep mode and caused a wake-up from Sleep
 0 = WDT time-out has not occurred during Sleep mode
 Setting this bit will cause a WDT NMI.

bit 15-0 **NMI CNT <15:0>:** NMI Reset Counter Value bits
 These bits specify the reload value used by the NMI Reset counter.
 FFFFh-0001h = Number of SYSCLK cycles before a device Reset occurs⁽²⁾
 0000h = No delay between NMI assertion and device Reset event

- Note 1:** Writes to this register require an unlock sequence. Refer to **Section 23.4 “System Registers Write Protection”** for details.
- 2:** If a Watchdog Timer NMI event (when not in Sleep mode) is cleared before this counter reaches '0', no device Reset is asserted. This NMI Reset counter is only applicable to the Watchdog Timer NMI event.

PIC32MM0064GPL036 FAMILY

NOTES:

PIC32MM0064GPL036 FAMILY

REGISTER 13-3: SPIxSTAT: SPIx STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
	—	—	—	RXBUFELM<4:0>				
23:16	U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
	—	—	—	TXBUFELM<4:0>				
15:8	U-0	U-0	U-0	R/C-0, HS	R-0	U-0	U-0	R-0
	—	—	—	FRMERR	SPIBUSY	—	—	SPITUR
7:0	R-0	R/W-0	R-0	U-0	R-1	U-0	R-0	R-0
	SRMT	SPIROV	SPIRBE	—	SPITBE	—	SPITBF	SPIRBF

Legend:	C = Clearable bit	HS = Hardware Settable bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

- bit 31-29 **Unimplemented:** Read as '0'
- bit 28-24 **RXBUFELM<4:0>:** Receive Buffer Element Count bits (valid only when ENHBUF = 1)
- bit 23-21 **Unimplemented:** Read as '0'
- bit 20-16 **TXBUFELM<4:0>:** Transmit Buffer Element Count bits (valid only when ENHBUF = 1)
- bit 15-13 **Unimplemented:** Read as '0'
- bit 12 **FRMERR:** SPIx Frame Error status bit
 1 = Frame error is detected
 0 = No frame error is detected
 This bit is only valid when FRMEN = 1.
- bit 11 **SPIBUSY:** SPIx Activity Status bit
 1 = SPIx peripheral is currently busy with some transactions
 0 = SPIx peripheral is currently idle
- bit 10-9 **Unimplemented:** Read as '0'
- bit 8 **SPITUR:** SPIx Transmit Underrun (TUR) bit
 1 = Transmit buffer has encountered an underrun condition
 0 = Transmit buffer has no underrun condition
 This bit is only valid in Framed Sync mode; the underrun condition must be cleared by disabling/re-enabling the module.
- bit 7 **SRMT:** Shift Register Empty bit (valid only when ENHBUF = 1)
 1 = When the SPIx Shift register is empty
 0 = When the SPIx Shift register is not empty
- bit 6 **SPIROV:** SPIx Receive Overflow (ROV) Flag bit
 1 = New data is completely received and discarded; the user software has not read the previous data in the SPIxBUF register
 0 = No overflow has occurred
 This bit is set in hardware; it can only be cleared (= 0) in software.
- bit 5 **SPIRBE:** SPIx RX FIFO Empty bit (valid only when ENHBUF = 1)
 1 = RX FIFO is empty (CPU Read Pointer (CRPTR) = SPI Write Pointer (SWPTR))
 0 = RX FIFO is not empty (CRPTR ≠ SWPTR)
- bit 4 **Unimplemented:** Read as '0'


18.0 CONFIGURABLE LOGIC CELL (CLC)

Note: This data sheet summarizes the features of the PIC32MM0064GPL036 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 36. “Configurable Logic Cell”** (DS60001363) in the “PIC32 Family Reference Manual”, which is available from the Microchip web site (www.microchip.com/PIC32). The information in this data sheet supersedes the information in the FRM.

The Configurable Logic Cell (CLC) module allows the user to specify combinations of signals as inputs to a logic function and to use the logic output to control other peripherals or I/O pins. This provides greater flexibility and potential in embedded designs since the CLC module can operate outside the limitations of software execution, and supports a vast amount of output designs.

There are four input gates to the selected logic function. These four input gates select from a pool of up to 32 signals that are selected using four data source selection multiplexers. Figure 18-1 shows an overview of the module. Figure 18-3 shows the details of the data source multiplexers and logic input gate connections.

FIGURE 18-1: CLCx MODULE



REGISTER 18-1: CLCxCON: CLCx CONTROL REGISTER (CONTINUED)

- bit 5 **LCPOL**: CLCx Output Polarity Control bit
 1 = The output of the module is inverted
 0 = The output of the module is not inverted
- bit 4-3 **Unimplemented**: Read as '0'
- bit 2-0 **MODE<2:0>**: CLCx Mode bits
 111 = Cell is a 1-input transparent latch with S and R
 110 = Cell is a JK flip-flop with R
 101 = Cell is a 2-input D flip-flop with R
 100 = Cell is a 1-input D flip-flop with S and R
 011 = Cell is an SR latch
 010 = Cell is a 4-input AND
 001 = Cell is an OR-XOR
 000 = Cell is a AND-OR

Note 1: The INTP and INTN bits should not be set at the same time for proper interrupt functionality.

PIC32MM0064GPL036 FAMILY

REGISTER 18-3: CLCxGLS: CLCx GATE LOGIC INPUT SELECT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	G4D4T	G4D4N	G4D3T	G4D3N	G4D2T	G4D2N	G4D1T	G4D1N
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	G3D4T	G3D4N	G3D3T	G3D3N	G3D2T	G3D2N	G3D1T	G3D1N
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	G2D4T	G2D4N	G2D3T	G2D3N	G2D2T	G2D2N	G2D1T	G2D1N
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	G1D4T	G1D4N	G1D3T	G1D3N	G1D2T	G1D2N	G1D1T	G1D1N

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
 -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

- bit 31 **G4D4T:** Gate 4 Data Source 4 True Enable bit
 1 = The Data Source 4 signal is enabled for Gate 4
 0 = The Data Source 4 signal is disabled for Gate 4
- bit 30 **G4D4N:** Gate 4 Data Source 4 Negated Enable bit
 1 = The Data Source 4 inverted signal is enabled for Gate 4
 0 = The Data Source 4 inverted signal is disabled for Gate 4
- bit 29 **G4D3T:** Gate 4 Data Source 3 True Enable bit
 1 = The Data Source 3 signal is enabled for Gate 4
 0 = The Data Source 3 signal is disabled for Gate 4
- bit 28 **G4D3N:** Gate 4 Data Source 3 Negated Enable bit
 1 = The Data Source 3 inverted signal is enabled for Gate 4
 0 = The Data Source 3 inverted signal is disabled for Gate 4
- bit 27 **G4D2T:** Gate 4 Data Source 2 True Enable bit
 1 = The Data Source 2 signal is enabled for Gate 4
 0 = The Data Source 2 signal is disabled for Gate 4
- bit 26 **G4D2N:** Gate 4 Data Source 2 Negated Enable bit
 1 = The Data Source 2 inverted signal is enabled for Gate 4
 0 = The Data Source 2 inverted signal is disabled for Gate 4
- bit 25 **G4D1T:** Gate 4 Data Source 1 True Enable bit
 1 = The Data Source 1 signal is enabled for Gate 4
 0 = The Data Source 1 signal is disabled for Gate 4
- bit 24 **G4D1N:** Gate 4 Data Source 1 Negated Enable bit
 1 = The Data Source 1 inverted signal is enabled for Gate 4
 0 = The Data Source 1 inverted signal is disabled for Gate 4
- bit 23 **G3D4T:** Gate 3 Data Source 4 True Enable bit
 1 = The Data Source 4 signal is enabled for Gate 3
 0 = The Data Source 4 signal is disabled for Gate 3
- bit 22 **G3D4N:** Gate 3 Data Source 4 Negated Enable bit
 1 = The Data Source 4 inverted signal is enabled for Gate 3
 0 = The Data Source 4 inverted signal is disabled for Gate 3
- bit 21 **G3D3T:** Gate 3 Data Source 3 True Enable bit
 1 = The Data Source 3 signal is enabled for Gate 3
 0 = The Data Source 3 signal is disabled for Gate 3

PIC32MM0064GPL036 FAMILY


19.0 COMPARATOR

Note: This data sheet summarizes the features of the PIC32MM0064GPL036 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 19. “Comparator”** (DS600011110) in the “PIC32 Family Reference Manual”, which is available from the Microchip web site (www.microchip.com/PIC32). The information in this data sheet supersedes the information in the FRM.

The comparator module provides two dual input comparators. The inputs to the comparator can be configured to use any one of five external analog inputs (CxINA, CxINB, CxINC, CxIND and VREF+). The comparator outputs may be directly connected to the CxOUT pins. When the respective COE bit equals ‘1’, the I/O pad logic makes the unsynchronized output of the comparator available on the pin.

A simplified block diagram of the module is shown in Figure 19-1. Each comparator has its own control register, CMxCON (Register 19-2), for enabling and configuring its operation. The output and event status of two comparators is provided in the CMSTAT register (Register 19-1).

FIGURE 19-1: DUAL COMPARATOR MODULE BLOCK DIAGRAM



PIC32MM0064GPL036 FAMILY

REGISTER 23-3: FPOR/AFPOR: POWER-UP SETTINGS CONFIGURATION REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
	—	—	—	—	—	—	—	—
23:16	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
	—	—	—	—	—	—	—	—
15:8	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
	—	—	—	—	—	—	—	—
7:0	r-1	r-1	r-1	r-1	R/P	R/P	R/P	R/P
	—	—	—	—	LPBOREN	RETVR	BOREN<1:0>	

Legend:	r = Reserved bit	P = Programmable bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared
		x = Bit is unknown

bit 31-4 **Reserved:** Program as '1'

bit 3 **LPBOREN:** Low-Power BOR Enable bit

1 = Low-Power BOR is enabled when the main BOR is disabled

0 = Low-Power BOR is disabled

bit 2 **RETVR:** Retention Voltage Regulator Enable bit

1 = Retention regulator is disabled

0 = Retention regulator is enabled and controlled by the RETEN bit during Sleep

bit 1-0 **BOREN<1:0>:** Brown-out Reset Enable bits

11 = Brown-out Reset is enabled in hardware; SBOREN bit is disabled

10 = Brown-out Reset is enabled only while device is active and is disabled in Sleep; SBOREN bit is disabled

01 = Brown-out Reset is controlled with the SBOREN bit setting

00 = Brown-out Reset is disabled in hardware; SBOREN bit is disabled

PIC32MM0064GPL036 FAMILY

TABLE 26-4: OPERATING CURRENT (I_{DD})⁽²⁾

Operating Conditions: -40°C < T _A < +85°C (unless otherwise stated)					
Parameter No.	Typical ⁽¹⁾	Max	Units	V _{DD}	Conditions
DC19	0.45	0.65	mA	2.0V	F _{sys} = 1 MHz
	0.45	0.65	mA	3.3V	
DC23	2.5	3.5	mA	2.0V	F _{sys} = 8 MHz
	2.5	3.5	mA	3.3V	
DC24	7.0	9.2	mA	2.0V	F _{sys} = 25 MHz
	7.0	9.2	mA	3.3V	
DC25	0.26	0.35	mA	2.0V	F _{sys} = 32 kHz
	0.26	0.35	mA	3.3V	

Note 1: Data in the “Typical” column is at +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base I_{DD} current is measured with:

- Oscillator is configured in EC mode without PLL (F_{NO}SC<2:0> (F_OSCSEL<2:0>) = 010 and POSCMOD<1:0> (F_OSCSEL<9:8>) = 00)
- OSC1 pin is driven with external square wave with levels from 0.3V to V_{DD} – 0.3V
- OSC2 is configured as an I/O in Configuration Words (OSCIOFNC (F_OSCSEL<10>) = 1)
- FSCM is disabled (FCKSM<1:0> (F_OSCSEL<15:14>) = 00)
- Secondary Oscillator circuits are disabled (SOSCEN (F_OSCSEL<6>) = 0 and SOSCSEL (F_OSCSEL<12>) = 0)
- Main and low-power BOR circuits are disabled (BOREN<1:0> (F_POR<1:0>) = 00 and LPBOREN (F_POR<3>) = 0)
- Watchdog Timer is disabled (FWDTEN (F_WDT<15>) = 0)
- All I/O pins (except OSC1) are configured as outputs and driving low
- No peripheral modules are operating or being clocked (defined PMD_x bits are all ones)
- NOP instructions are executed


PIC32MM0064GPL036 FAMILY

NOTES:

PIC32MM0064GPL036 FAMILY

40-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) – 5x5x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing C04-156A Sheet 1 of 2