



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	25MHz
Connectivity	IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, I ² S, POR, PWM, WDT
Number of I/O	29
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 14x10/12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	40-UFQFN Exposed Pad
Supplier Device Package	40-UQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mm0064gpl036t-i-mv

PIC32MM0064GPL036 FAMILY

Pin Diagrams (Continued)




TABLE 7: COMPLETE PIN FUNCTION DESCRIPTIONS FOR 40-PIN UQFN DEVICES

Pin	Function	Pin	Function
1	AN4/C1INB/ RP16 /RB2	21	RC8
2	AN11/C1INA/RB3	22	RP19 /RC9
3	AN12/RC0	23	N/C
4	AN13/RC1	24	V _{CAP}
5	RC2	25	N/C
6	V _{SS}	26	V _{DD}
7	OSC1/CLKI/AN5/ RP3 /OCM1C/RA2	27	PGED2/TDO/ RP17 /RB10
8	OSC2/CLKO/AN6/ RP4 /OCM1D/RA3 ⁽¹⁾	28	PGEC2/TDI/ RP18 /RB11
9	SOSCI/ RP5 /RB4	29	AN7/LVDIN/ RP12 /RB12
10	SOSCO/SCLKI/ RP6 /PWRLCLK/RA4	30	AN8/ RP13 /RB13
11	RP20 /RA9	31	CDAC1/AN9/ RP9 /RTCC/U1TX/SDI1/C1OUT/INT1/RB14
12	V _{SS}	32	AN10/REFCLKO/ RP10 /U1RX/ \overline{SS} 1/FSYNC1/INT0/RB15 ⁽¹⁾
13	V _{DD}	33	AV _{SS}
14	RC3	34	AV _{DD}
15	PGED3/RB5	35	\overline{MCLR}
16	PGEC3/RB6	36	V _{REF} +/AN0/ RP1 /OCM1E/INT3/RA0
17	RP11 /RB7	37	V _{REF} -/AN1/ RP2 /OCM1F/RA1
18	TCK/ RP7 /U1CTS/SCK1/OCM1A/RB8 ⁽¹⁾	38	PGED1/AN2/C1IND/C2INB/ RP14 /RB0
19	N/C	39	PGEC1/AN3/C1INC/C2INA/ RP15 /RB1
20	TMS/REFCLKI/ RP8 /T1CK/T1G/ $\overline{U1RTS}$ /U1BCLK/SDO1/C2OUT/OCM1B/INT2/RB9 ⁽¹⁾	40	N/C

Note 1: Pin has an increased current drive strength.

PIC32MM0064GPL036 FAMILY

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

<http://www.microchip.com>

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; <http://www.microchip.com>
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

PIC32MM0064GPL036 FAMILY

REGISTER 3-3: CONFIG3: CONFIGURATION REGISTER 3; CP0 REGISTER 16, SELECT 3

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	r-0 —	U-0 —	U-0 —	U-0 —	U-0 —	U-0 —	U-0 —	U-0 —
23:16	U-0 —	R-0 IPLW<1:0>	R-1 —	R-0 —	R-0 MMAR<2:0>	R-0 —	R-1 MCU	R-1 ISAONEXC
15:8	R-0 ISA<1:0>	R-1 —	R-1 ULRI	R-1 RXI	U-0 —	U-0 —	U-0 —	R-0 ITL
7:0	U-0 —	R-1 VEIC	R-1 VINT	R-0 SP	R-1 CDMM	U-0 —	U-0 —	R-0 TL

Legend:	r = Reserved bit	U = Unimplemented bit, read as '0'
R = Readable bit	W = Writable bit	'0' = Bit is cleared
-n = Value at POR	'1' = Bit is set	x = Bit is unknown

- bit 31 **Reserved:** This bit is hardwired as '0'
- bit 30-23 **Unimplemented:** Read as '0'
- bit 22-21 **IPLW<1:0>:** Width of the Status IPL and Cause RIPL bits
01 = IPL and RIPL bits are 8 bits in width
- bit 20-18 **MMAR<2:0>:** microMIPS™ Architecture Revision Level bits
000 = Release 1
- bit 17 **MCU:** MIPS® MCU ASE Implemented bit
1 = MCU ASE is implemented
- bit 16 **ISAONEXC:** ISA on Exception bit
1 = microMIPS is used on entrance to an exception vector
- bit 15-14 **ISA<1:0>:** Instruction Set Availability bits
01 = Only microMIPS is implemented
- bit 13 **ULRI:** UserLocal Register Implemented bit
1 = UserLocal Coprocessor 0 register is implemented
- bit 12 **RXI:** RIE and XIE Implemented in PageGrain bit
1 = RIE and XIE bits are implemented
- bit 11-9 **Unimplemented:** Read as '0'
- bit 8 **ITL:** Indicates that iFlowtrace™ Hardware is Present bit
0 = The iFlowtrace hardware is not implemented in the core
- bit 7 **Unimplemented:** Read as '0'
- bit 6 **VEIC:** External Vector Interrupt Controller bit
1 = Support for an external interrupt controller is implemented.
- bit 5 **VINT:** Vector Interrupt bit
1 = Vector interrupts are implemented
- bit 4 **SP:** Small Page bit
0 = 4-Kbyte page size
- bit 3 **CDMM:** Common Device Memory Map bit
1 = CDMM is implemented
- bit 2-1 **Unimplemented:** Read as '0'
- bit 0 **TL:** Trace Logic bit
0 = Trace logic is not implemented

10.1 Timer1 Control Register

TABLE 10-1: TIMER1 REGISTER MAP

Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	Bits																All Resets
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	
8000	T1CON	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	ON	—	SIDL	TWDIS	TWIP	—	TECS<1:0>		TGATE	—	TCKPS<1:0>		—	TSYNC	TCS	—	0000
8010	TMR1	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	TMR1<15:0>																0000
8020	PR1	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	PR1<15:0>																FFFF

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively.

REGISTER 12-2: CCPxCON2: CAPTURE/COMPARE/PWMx CONTROL 2 REGISTER (CONTINUED)

- bit 14 **ASDGM:** CCPx Auto-Shutdown Gate Mode Enable bit
1 = Waits until the next Time Base Reset or rollover for shutdown to occur
0 = Shutdown event occurs immediately
- bit 13 **Unimplemented:** Read as '0'
- bit 12 **SSDG:** CCPx Software Shutdown/Gate Control bit
1 = Manually forces auto-shutdown, timer clock gate or input capture signal gate event (setting the ASDGM bit still applies)
0 = Normal module operation
- bit 11-8 **Unimplemented:** Read as '0'
- bit 7-0 **ASDG<7:0>:** CCPx Auto-Shutdown/Gating Source Enable bits
1xxx xxxx = Auto-shutdown is controlled by the OCFB pin (remappable)
x1xx xxxx = Auto-shutdown is controlled by the OCFA pin (remappable)
xx1x xxxx = Auto-shutdown is controlled by CLC1 for MCCP1/SCCP2 and by CLC2 for SCCP3
xxx1 xxxx = Auto-shutdown is controlled by the SCCP2 output for MCCP1 and by MCCP1 for SCCP2/SCCP3
xxxx 1xxx = Auto-shutdown is controlled by the SCCP3 output for MCCP1/SCCP2 and by SCCP2 for SCCP3
xxxx x1xx = Reserved
xxxx xx1x = Auto-shutdown is controlled by Comparator 2
xxxx xxx1 = Auto-shutdown is controlled by Comparator 1

Note 1: OCFEN through OCBEN (bits<29:25>) are implemented in MCCP modules only.

PIC32MM0064GPL036 FAMILY

REGISTER 13-1: SPIxCON: SPIx CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0 FRMEN	R/W-0 FRMSYNC	R/W-0 FRMPOL	R/W-0 MSEN	R/W-0 FRMSYPW	FRMCNT<2:0>		
23:16	R/W-0 MCLKSEL ⁽¹⁾	U-0 —	U-0 —	U-0 —	U-0 —	U-0 —	R/W-0 SPIFE	R/W-0 ENHBUF ⁽¹⁾
15:8	R/W-0 ON	U-0 —	R/W-0 SIDL	R/W-0 DISSDO ⁽⁴⁾	R/W-0 MODE32	R/W-0 MODE16	R/W-0 SMP	R/W-0 CKE ⁽²⁾
7:0	R/W-0 SSEN	R/W-0 CKP ⁽³⁾	R/W-0 MSTEN	R/W-0 DISSDI ⁽⁴⁾	R/W-0 STXISEL<1:0>	R/W-0 SRXISEL<1:0>		

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31 **FRMEN:** Framed SPI Support bit

- 1 = Framed SPI support is enabled (\overline{SSx} pin is used as the FSYNC1 input/output)
- 0 = Framed SPI support is disabled

bit 30 **FRMSYNC:** Frame Sync Pulse Direction Control on \overline{SSx} Pin bit (Framed SPI mode only)

- 1 = Frame sync pulse input (Slave mode)
- 0 = Frame sync pulse output (Master mode)

bit 29 **FRMPOL:** Frame Sync Polarity bit (Framed SPI mode only)

- 1 = Frame pulse is active-high
- 0 = Frame pulse is active-low

bit 28 **MSEN:** Master Mode Slave Select Enable bit

- 1 = Slave select SPI support is enabled; the \overline{SSx} pin is automatically driven during transmission in Master mode, polarity is determined by the FRMPOL bit
- 0 = Slave select SPI support is disabled

bit 27 **FRMSYPW:** Frame Sync Pulse-Width bit

- 1 = Frame sync pulse is one character wide
- 0 = Frame sync pulse is one clock wide

bit 26-24 **FRMCNT<2:0>:** Frame Sync Pulse Counter bits

Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode.

111 = Reserved

110 = Reserved

101 = Generates a frame sync pulse on every 32 data characters

100 = Generates a frame sync pulse on every 16 data characters

011 = Generates a frame sync pulse on every 8 data characters

010 = Generates a frame sync pulse on every 4 data characters

001 = Generates a frame sync pulse on every 2 data characters

000 = Generates a frame sync pulse on every data character

Note 1: These bits can only be written when the ON bit = 0. Refer to **Section 26.0 “Electrical Characteristics”** for maximum clock frequency requirements.

2: This bit is not used in the Framed SPI mode. The user should program this bit to '0' for the Framed SPI mode (FRMEN = 1).

3: When AUDEN = 1, the SPI/I²S module functions as if the CKP bit is equal to '1', regardless of the actual value of the CKP bit.

4: These bits are present for legacy compatibility and are superseded by PPS functionality on these devices (see **Section 9.8 “Peripheral Pin Select (PPS)”** for more information).

PIC32MM0064GPL036 FAMILY

REGISTER 16-5: AD1CHS: ADC INPUT SELECT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	CH0NA<2:0>			CH0SA<4:0> ⁽¹⁾				

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-8 **Unimplemented:** Read as '0'

bit 7-5 **CH0NA<2:0>:** Negative Input Select bits

111-001 = Reserved

000 = Negative input is AVss

bit 4-0 **CH0SA<4:0>:** Positive Input Select bits⁽¹⁾

11111 = Reserved

11110 = Positive input is AVDD

11101 = Positive input is AVss

11100 = Positive input is Band Gap Reference (VBG)

11011-01110 = Reserved

01101 = Positive input is AN13^(2,3)

01100 = Positive input is AN12^(2,3)

01011 = Positive input is AN11⁽²⁾

01010 = Positive input is AN10

01001 = Positive input is AN9

01000 = Positive input is AN8

00111 = Positive input is AN7

00110 = Positive input is AN6

00101 = Positive input is AN5

00100 = Positive input is AN4

00011 = Positive input is AN3

00010 = Positive input is AN2

00001 = Positive input is AN1

00000 = Positive input is AN0

Note 1: The CH0SA<4:0> positive input selection is only used when CSCNA (AD1CON2<10>) = 0 and ASEN (AD1CON5<15>) = 0. The AD1CSS bits specify the positive inputs when CSCNA = 1 or ASEN = 1.

2: This option is not implemented in the 20-pin devices.

3: This option is not implemented in the 28-pin devices.

PIC32MM0064GPL036 FAMILY

NOTES:

TABLE 17-1: CRC REGISTER MAP









Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	Bits																All Resets
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	
0A00	CRCCON	31:16	—	—	—	DWIDTH<4:0>					—	—	—	PLEN<4:0>					0000
		15:0	ON	—	SIDL	VWORD<4:0>					CRCFUL	CRCMPT	CRCISEL	CRCGO	LENDIAN	MOD	—	—	0000
0A10	CRCXOR	31:16	X<31:16>																0000
		15:0	X<15:1>															—	0000
0A20	CRCDAT	31:16	CRCDAT<31:0>																0000
		15:0																	0000
0A30	CRCWDAT	31:16	CRCWDAT<31:0>																0000
		15:0																	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively.

PIC32MM0064GPL036 FAMILY

FIGURE 18-2: CLCx LOGIC FUNCTION COMBINATORIAL OPTIONS

<p>AND – OR</p>  <p>MODE<2:0> = 000</p>	<p>OR – XOR</p>  <p>MODE<2:0> = 001</p>
<p>4-Input AND</p>  <p>MODE<2:0> = 010</p>	<p>S-R Latch</p>  <p>MODE<2:0> = 011</p>
<p>1-Input D Flip-Flop with S and R</p>  <p>MODE<2:0> = 100</p>	<p>2-Input D Flip-Flop with R</p>  <p>MODE<2:0> = 101</p>
<p>J-K Flip-Flop with R</p>  <p>MODE<2:0> = 110</p>	<p>1-Input Transparent Latch with S and R</p>  <p>MODE<2:0> = 111</p>

REGISTER 18-1: CLCxCON: CLCx CONTROL REGISTER (CONTINUED)

- bit 5 **LCPOL:** CLCx Output Polarity Control bit
 1 = The output of the module is inverted
 0 = The output of the module is not inverted
- bit 4-3 **Unimplemented:** Read as '0'
- bit 2-0 **MODE<2:0>:** CLCx Mode bits
 111 = Cell is a 1-input transparent latch with S and R
 110 = Cell is a JK flip-flop with R
 101 = Cell is a 2-input D flip-flop with R
 100 = Cell is a 1-input D flip-flop with S and R
 011 = Cell is an SR latch
 010 = Cell is a 4-input AND
 001 = Cell is an OR-XOR
 000 = Cell is a AND-OR

Note 1: The INTP and INTN bits should not be set at the same time for proper interrupt functionality.


19.0 COMPARATOR

Note: This data sheet summarizes the features of the PIC32MM0064GPL036 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 19. “Comparator”** (DS60001110) in the “PIC32 Family Reference Manual”, which is available from the Microchip web site (www.microchip.com/PIC32). The information in this data sheet supersedes the information in the FRM.

The comparator module provides two dual input comparators. The inputs to the comparator can be configured to use any one of five external analog inputs (CxINA, CxINB, CxINC, CxIND and VREF+). The comparator outputs may be directly connected to the CxOUT pins. When the respective COE bit equals ‘1’, the I/O pad logic makes the unsynchronized output of the comparator available on the pin.

A simplified block diagram of the module is shown in Figure 19-1. Each comparator has its own control register, CMxCON (Register 19-2), for enabling and configuring its operation. The output and event status of two comparators is provided in the CMSTAT register (Register 19-1).

FIGURE 19-1: DUAL COMPARATOR MODULE BLOCK DIAGRAM



20.0 CONTROL DIGITAL-TO-ANALOG CONVERTER (CDAC)

Note: This data sheet summarizes the features of the PIC32MM0064GPL036 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 45. “Control Digital-to-Analog Converter (CDAC)”** (DS60001327) in the “PIC32 Family Reference Manual”, which is available from the Microchip web site (www.microchip.com/PIC32). The information in this data sheet supersedes the information in the FRM.


The Control Digital-to-Analog Converter (CDAC) generates analog voltage corresponding to the digital input.

The CDAC has the following features:

- 32 Output Levels are Available
- Internally Connected to Comparators to Conserve Device Pins
- Output can be Connected to a Pin

A block diagram of the CDAC module is illustrated in Figure 20-1.

FIGURE 20-1: CDAC BLOCK DIAGRAM




21.0 HIGH/LOW-VOLTAGE DETECT (HLVD)

The High/Low-Voltage Detect (HLVD) module is a programmable circuit that allows the user to specify both the device voltage trip point and the direction of change.

An interrupt flag is set if the device experiences an excursion past the trip point in the direction of change. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to the interrupt.

The HLVD Control register (see Register 21-1) completely controls the operation of the HLVD module. This allows the circuitry to be “turned off” by the user under software control, which minimizes the current consumption for the device.

FIGURE 21-1: HIGH/LOW-VOLTAGE DETECT (HLVD) MODULE BLOCK DIAGRAM



PIC32MM0064GPL036 FAMILY

REGISTER 23-10: ANCFG: BAND GAP CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
7:0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS, HC	R/W-0, HS, HC	U-0
	—	—	—	—	—	VBGADC	VBGCMP	—

Legend:	HC = Hardware Clearable bit	HS = Hardware Settable bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared
		x = Bit is unknown

bit 31-3 **Unimplemented:** Read as '0'

bit 2 **VBGADC:** ADC Band Gap Enable bit

1 = ADC band gap is enabled
0 = ADC band gap is disabled

bit 1 **VBGCMP:** Comparator Band Gap Enable bit

1 = Comparator band gap is enabled
0 = Comparator band gap is disabled

bit 0 **Unimplemented:** Read as '0'

PIC32MM0064GPL036 FAMILY

TABLE 26-6: POWER-DOWN CURRENT (IPD)⁽²⁾

Parameter No.	Typical ⁽¹⁾	Max	Units	Operating Temperature	VDD	Conditions
DC60	134	198	μA	-40°C	2.0V	Sleep with active main voltage regulator (VREGS (PWRCON<0>) = 1, RETEN (PWRCON<1>) = 0)
	136	208	μA	+25°C		
	141	217	μA	+85°C		
	139	209	μA	-40°C	3.3V	
	141	217	μA	+25°C		
	143	231	μA	+85°C		
DC61	4.3	11.7	μA	-40°C	2.0V	Sleep with main voltage regulator in Standby mode (VREGS (PWRCON<0>) = 0, RETEN (PWRCON<1>) = 0)
	5.1	15.6	μA	+25°C		
	11.4	34.3	μA	+85°C		
	6.1	16.8	μA	-40°C	3.3V	
	6.9	20.1	μA	+25°C		
	12.7	36.0	μA	+85°C		
DC62	2.3	—	μA	-40°C	2.0V	Sleep with enabled retention voltage regulator (VREGS (PWRCON<0>) = 1, RETEN (PWRCON<1>) = 1, RETVR (FPOR<2>) = 0)
	2.7	—	μA	+25°C		
	5.2	—	μA	+85°C		
	2.3	—	μA	-40°C	3.3V	
	2.7	—	μA	+25°C		
	5.4	—	μA	+85°C		
DC63	0.28	—	μA	-40°C	2.0V	Sleep with enabled retention voltage regulator (VREGS (PWRCON<0>) = 0, RETEN (PWRCON<1>) = 1, RETVR (FPOR<2>) = 0)
	0.44	—	μA	+25°C		
	2.52	—	μA	+85°C		
	0.29	—	μA	-40°C	3.3V	
	0.44	—	μA	+25°C		
	2.62	—	μA	+85°C		

Note 1: Data in the “Typical” column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.


2: Base IPD is measured with:

- Oscillator is configured in FRC mode without PLL (FNOSC<2:0> (FOSCSEL<2:0>) = 000)
- OSC2 is configured as I/O in Configuration Words (OSCIOFNC (FOSCSEL<10>) = 1)
- FSCM is disabled (FCKSM<1:0> (FOSCSEL<15:14>) = 00)
- Secondary Oscillator circuits are disabled (SOSCEN (FOSCSEL<6>) = 0 and SOSCSEL (FOSCSEL<12>) = 0)
- Main and low-power BOR circuits are disabled (BOREN<1:0> (FPOR<1:0>) = 00 and LPBOREN (FPOR<3>) = 0)
- Watchdog Timer is disabled (FWDTEN (FWDTC<15>) = 0)
- All I/O pins are configured as outputs and driving low
- No peripheral modules are operating or being clocked (defined PMDx bits are all ones)

PIC32MM0064GPL036 FAMILY

20-Lead Plastic Quad Flat, No Lead Package (ML) – 4x4x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N	20		
Pitch	e	0.50 BSC		
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	E	4.00 BSC		
Exposed Pad Width	E2	2.60	2.70	2.80
Overall Length	D	4.00 BSC		
Exposed Pad Length	D2	2.60	2.70	2.80
Contact Width	b	0.18	0.25	0.30
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	–	–

Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Package is saw singulated.
- Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-126B

PIC32MM0064GPL036 FAMILY

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	C		9.40	
Contact Pad Width (X28)	X			0.60
Contact Pad Length (X28)	Y			2.00
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.40		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

PIC32MM0064GPL036 FAMILY

INDEX

A

AC Characteristics	
10-Bit ADC Accuracy and Conversion Requirements	230
12-Bit ADC Accuracy and Conversion Requirements	229
ADC Inputs Specifications	229
and Timing Parameters	217
Capacitive Loading on Output Pins	217
CLKO and I/O Timing Requirements	220
EJTAG Requirements	231
External Clock Timing Requirements	218
Internal Oscillator Accuracy	219
Internal Oscillator Start-up Time	219
Load Conditions for Device Timing	217
MCCP/SCCP Input Capture x Mode Requirements	224
MCCP/SCCP Output Compare x Mode Requirements	224
MCCP/SCCP PWM Mode Requirements	225
MCCP/SCCP Timer1 External Clock Timing	222
MCCP/SCCP Timing Requirements	223
PLL Clock Timing Specifications	219
Reset, Brown-out Reset and Sleep Modes Timing Specifications	221
SPIx Master Mode Requirements	227
SPIx Module Slave Mode Timing Requirements	228
ADC Converter	
Control Registers	134
Introduction	133
Assembler	
MPASM Assembler	200

B

Band Gap Voltage Reference	182
Block Diagrams	
ADC Module	133
CDAC Module	169
CLCx Input Source Selection	153
CLCx Logic Function Combinatorial Options	152
CLCx Module	151
CPU Exceptions and Interrupt Controller	51
CRC Module	147
Dual Comparator Module	163
High/Low-Voltage Detect (HLVD)	173
MCCP/SCCP Module	96
MCLR Pin Connections	20
Microprocessor Core	24
Multiplexing Remappable Output for RP1	81
Oscillator Circuit Placement	21
Oscillator System	66
PIC32MM0064GPL036 Family	13
Recommended Minimum Connection	20
Remappable Input Example for U2RX	80
Reset System	45
RTCC Module	123
SPI/I ² S Module	109
Timer1 Module	87
Typical Shared Port Structure	77
UARTx Module	117
Watchdog Timer (WDT)	91

C

C Compilers	
MPLAB XC Compilers	200
Capture/Compare/PWM/Timer Modules (MCCP, SCCP)	95
CLC	
Control Registers	154
CLR, SET and INV Registers	78
Code Examples	
UART2 RX Input Assignment to RP9/RB14 Pin	80
UART2 TX Output Assignment to RP13/RB13 Pin	81
Code Execution from RAM	181
Comparator	163
Configurable Logic Cell (CLC)	151
Configurable Logic Cell. <i>See</i> CLC.	
Configuration Bits	181
Control Digital-to-Analog Converter (CDAC)	169
Control Digital-to-Analog Converter. <i>See</i> CDAC.	
CP0 Register 16, Select 1)	30
CP0 Register 16, Select 3)	31
CP0 Register 16, Select 5)	32
CPU	
Architecture Overview	25
Coprocessor 0 Registers	27
Core Exception Types	52
EJTAG Debug Support	28
Power Management	28
CPU Module	23
Customer Change Notification Service	262
Customer Notification Service	262
Customer Support	262
Cyclic Redundancy Check. <i>See</i> CRC.	

D

DC Characteristics	
Comparator Specifications	216
High/Low-Voltage Detect	215
I/O Pin Input Injection Current Specifications	213
I/O Pin Input Specifications	212
I/O Pin Output Specifications	214
Idle Current (I _{IDLE})	209
Incremental Peripheral Δ Current (BOR, WDT, HLVD, RTCC, ADC, FRC, PLL, DAC, LPBOR, CMP)	211
Internal Voltage Regulator Specifications	215
Operating Current (I _{DD})	208
Operating Voltage Specifications	207
Power-Down Current (I _{PD})	210
Program Flash Memory Specifications	214
Thermal Operating Conditions	206
Voltage Reference Specifications	216
Demo/Development Boards, Evaluation and Starter Kits	202
Development Support	199
Third-Party Tools	202
Device IDs	181

E

Electrical Characteristics	205
Absolute Maximum Ratings	205
V/F Graph (Industrial)	206
Errata	10

PIC32MM0064GPL036 FAMILY

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

	PIC32	MM	XXXX	GP	L	XXX	T - XXX
Microchip Brand	_____	_____	_____	_____	_____	_____	_____
Architecture	_____	_____	_____	_____	_____	_____	_____
Flash Memory Size	_____	_____	_____	_____	_____	_____	_____
Family	_____	_____	_____	_____	_____	_____	_____
Key Feature Set	_____	_____	_____	_____	_____	_____	_____
Pin Count	_____	_____	_____	_____	_____	_____	_____
Tape and Reel Flag (if applicable)	_____	_____	_____	_____	_____	_____	_____
Pattern	_____	_____	_____	_____	_____	_____	_____

Architecture	MM = MIPS32® microAptiv™ UC CPU Core
Flash Memory Size	0016 = 16 Kbytes 0032 = 32 Kbytes 0064 = 64 Kbytes
Family	GP = General Purpose Family
Key Feature	L = Up to 25 MHz operating frequency with basic peripheral set of 2 UART and 2 SPI modules
Pin Count	020 = 20-pin 028 = 28-pin 036 = 36/40-pin
Pattern	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) ES = Engineering Sample

Example:
PIC32MM0064GPL036-I/M2:
PIC32 General Purpose Device
with MIPS32® microAptiv™ UC
Core, 64-Kbyte Program Memory,
36-Pin Package.