



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, IrDA, LINbus, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, HLVD, I ² S, POR, PWM, WDT
Number of I/O	120
Program Memory Size	1MB (1M x 8)
rogram Memory Type	FLASH
EPROM Size	-
AAM Size	256K x 8
oltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Oata Converters	A/D 45x12b
Oscillator Type	Internal
perating Temperature	-40°C ~ 85°C (TA)
Nounting Type	Surface Mount
ackage / Case	169-LFBGA
Supplier Device Package	169-LFBGA (11x11)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1025dah169-i-6j

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	TABLE 4-4: BOOT FLASH 2 SEQUENCE AND CONFIGURATION WORDS SUMMARY																		
Virtual Address (BFC6_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
FF3C FF40 FF44 FF48 FF4C FF50 FF54 FF58	ABF2DEVCFG4 ABF2DEVCFG3 ABF2DEVCFG2 ABF2DEVCFG1 ABF2DEVCFG0 ABF2DEVCP3 ABF2DEVCP2 ABF2DEVCP1	31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0		XXXX															
FF60 FF64 FF68 FF6C	ABF2DEVCP0 ABF2DEVSIGN3 ABF2DEVSIGN2 ABF2DEVSIGN1 ABF2DEVSIGN0 ABF2SEQ3	31:0 31:0 31:0 31:0 31:0 31:16 15:0		XXXX XXXX															
FFF4	ABF2SEQ2	31:16 15:0		_ _	_ _		_ 				_					_ 	_	_	xxxx
FF78	ABF2SEQ1	31:16 15:0		_ _ _	_ _ _		_ 		_ 		 					_ 	_ 	_ 	xxxx
	ABF2SEQ0	31:16 15:0	_	_	_	_	_	_	_	_		_	_		_	_	_	_	xxxx
FFC0 FFC4 FFC8 FFCC FFD0 FFD4 FFD6 FFDC FFE0 FFE4 FFE8	BF2DEVCP3 BF2DEVCP2 BF2DEVCP1 BF2DEVCP0 BF2DEVSIGN3 BF2DEVSIGN2	31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0		Note: See Table 41-1 for the bit descriptions. Note: See Table 41-1 for the bit descriptions.															
FFF0	BF2SEQ3	31:16 15:0								CSEQ- TSEQ-									xxxx
FFF4	BF2SEQ2	31:16 15:0	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	xxxx
FFF8	BF2SEQ1	31:16 15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
FFFC	BF2SEQ0	31:16 15:0		_	_				_			_			_	_	_	_	XXXX
Legen	$\mathbf{d}: \mathbf{x} = \mathbf{u} \mathbf{n} \mathbf{k} \mathbf{n} \mathbf{o} \mathbf{v}$					read as '0'	. Reset val	ues are sh	own in hex	adecimal.									

TABLE 7-3: INTERRUPT REGISTER MAP (CONTINUED)

ess)		9									Bits								s
Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	OFF041	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	:17:16>	0000
		15:0								VOFF<1	5:1>								0000
05E8	OFF042	31:16	_	_	_	_	_	_	_			_	_	_	_	_	VOFF<	<17:16>	0000
		15:0								VOFF<1	5:1>					_	VOFF<	17:16>	0000
05EC	OFF043	31:16 15:0		_	_	_	_	_	_	VOFF<1		_	_	_	_	_	VOFF	-17:10>	0000
		31:16	_	_	_	_	_	_	_	-	J. 12	_	_	_	_	_	VOFF<	17:16>	0000
05F0	OFF044	15:0								VOFF<1								_	0000
		31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	VOFF<	:17:16>	0000
05F4	OFF045	15:0								VOFF<1	5:1>							_	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	:17:16>	0000
05F8	OFF046	15:0								VOFF<1	5:1>							_	0000
OFFC	OFF047	31:16	-	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	:17:16>	0000
USFC	OFF047	15:0								VOFF<1	5:1>	•						_	0000
0600	OFF048	31:16	I	_	_	_	1	_	-	-	_	_	_	_	_	_	VOFF<	:17:16>	0000
0000	15:0 VOFF<15:1> — 0									0000									
0604	OFF049	31:16	-	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	:17:16>	0000
		15:0		1		1		1		VOFF<1	5:1>		ı	1	1	1	1	_	0000
0608	OFF059	31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	VOFF<	:17:16>	0000
		15:0				1				VOFF<1			l						0000
060C	OFF051	31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	VOFF<	(17:16>	0000
		15:0								VOFF<1							VOEE	47:40>	0000
0610	OFF052	31:16 15:0	-	_	_	_	_	_	_	VOFF<1	F:1>	_	_	_	_	_	VOFF<	:17:16>	0000
		31:16		_	_		_	_	_	VOFF	5.12	_	_	_	_	_	VOFF<	17:16>	0000
0614	OFF053	15:0		_				_		VOFF<1			_		_	_	VOITS	17.10-	0000
		31:16	_	_	_	_	_	_	_	_	I _	_	_	_	_	_	VOFF<	:17:16>	0000
0618	OFF054	15:0								VOFF<1	5:1>							_	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	:17:16>	0000
061C	OFF055	15:0								VOFF<1	5:1>							_	0000
0000	055050	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	:17:16>	0000
0020	OFF056	15:0								VOFF<1	5:1>								0000
0624	OFF057	31:16	_	_	_	_	-	_	_	_	_	_	_	_	_	_	VOFF<	:17:16>	0000
0024	OI 1'00/	15:0							·	VOFF<1	5:1>							_	0000
0628	OFF058	31:16	1	_	_	_		_	_		_	_	_	_	_	_	VOFF<	:17:16>	0000
0020	51 1 000	15:0						ı		VOFF<1	5:1>		1	1		ı		_	0000
062C	OFF059	31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	VOFF<	:17:16>	0000
		15:0			– = unimplem					VOFF<1	5:1>							_	0000

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

^{2:} This bit is only available on devices with a Crypto module.

REGISTER 11-9: USBIENCSR1: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 1 (ENDPOINT 1-7) (CONTINUED)

- bit 18 **OVERRUN:** Data Overrun Status bit (*Device mode*)
 - 1 = An OUT packet cannot be loaded into the RX FIFO.
 - 0 = Written by software to clear this bit

This bit is only valid when the endpoint is operating in ISO mode. In Bulk mode, it always returns zero.

ERROR: No Data Packet Received Status bit (Host mode)

- 1 = Three attempts have been made to receive a packet and no data packet has been received. An interrupt is generated.
- 0 = Written by the software to clear this bit.

This bit is only valid when the RX endpoint is operating in Bulk or Interrupt mode. In ISO mode, it always returns zero.

- bit 17 FIFOFULL: FIFO Full Status bit
 - 1 = No more packets can be loaded into the RX FIFO
 - 0 = The RX FIFO has at least one free space
- bit 16 RXPKTRDY: Data Packet Reception Status bit
 - 1 = A data packet has been received. An interrupt is generated.
 - 0 = Written by software to clear this bit when the packet has been unloaded from the RX FIFO.

bit 15-11 MULT<4:0>: Multiplier Control bits

For Isochronous/Interrupt endpoints or of packet splitting on Bulk endpoints, multiplies TXMAXP by MULT+1 for the payload size.

For Bulk endpoints, MULT can be up to 32 and defines the number of "USB" packets of the specified payload into which a single data packet placed in the FIFO should be split, prior to transfer. The data packet is required to be an exact multiple of the payload specified by TXMAXP.

For Isochronous/Interrupts endpoints operating in Hi-Speed mode, MULT may be either 2 or 3 and specifies the maximum number of such transactions that can take place in a single microframe.

bit 10-0 RXMAXP<10:0>: Maximum RX Payload Per Transaction Control bits

This field sets the maximum payload (in bytes) transmitted in a single transaction. The value is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in Full-Speed and Hi-Speed operations.

RXMAXP must be set to an even number of bytes for proper interrupt generation in DMA Mode 1.

REGISTER 11-30: USBCRCON: USB CLOCK/RESET CONTROL REGISTER (CONTINUED)

- bit 3 **SENDMONEN:** Session End VBus Monitoring for OTG Enable bit
 - 1 = Enable monitoring for VBUS in Session End range (between 0.2V and 0.8V)
 - 0 = Disable monitoring for VBUS in Session End range
- bit 2 USBIE: USB General Interrupt Enable bit
 - 1 = Enables general interrupt from USB module
 - 0 = Disables general interrupt from USB module
- bit 1 USBRIE: USB Resume Interrupt Enable bit
 - 1 = Enable remote resume from suspend Interrupt
 - 0 = Disable interrupt to a Remote Devices USB resume signaling
- bit 0 USBWKUPEN: USB Activity Detection Interrupt Enable bit
 - 1 = Enable interrupt for detection of activity on USB bus in Sleep mode
 - 0 = Disable interrupt for detection of activity on USB bus in Sleep mode

REGISTER 17-1: DMTCON: DEADMAN TIMER CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	
22:40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	-	_	_	-	-	_
45.0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	ON ⁽¹⁾	_	_	_	_	-	_	_
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	_	_	_	_	_	_	_	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit

-n = Bit Value at POR: ('0', '1', x = unknown) P = Programmable bit r = Reserved bit

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** Deadman Timer Module Enable bit⁽¹⁾

1 = Deadman Timer module is enabled0 = Deadman Timer module is disabled

bit 13-0 Unimplemented: Read as '0'

Note 1: This bit only has control when FDMTEN (DEVCFG1<3>) = 0.

REGISTER 17-2: DMTPRECLR: DEADMAN TIMER PRECLEAR REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24		_	_	_	_	-	_	_			
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23:16	_	_	_	_	_	-	_	_			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8	STEP1<7:0>										
7:0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
7:0		_	_	_	_	-	_	_			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit

-n = Bit Value at POR: ('0', '1', x = unknown) P = Programmable bit r = Reserved bit

bit 31-16 Unimplemented: Read as '0'

bit 15-8 **STEP1<7:0>:** Preclear Enable bits

01000000 = Enables the Deadman Timer Preclear (Step 1)

All other write patterns = Set BAD1 flag.

These bits are cleared when a DMT reset event occurs. STEP1<7:0> is also cleared if the

STEP2<7:0> bits are loaded with the correct value in the correct sequence.

bit 7-0 **Unimplemented:** Read as '0'

REGISTER 22-1: SQI1XCON1: SQI XIP CONTROL REGISTER 1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31:24	_	_	SDRCMD	DDRDATA	DDRDUMMY	DDRMODE	DDRADDR	DDRCMD ⁽¹⁾	
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:16	DUN	MMYBYTES<	<2:0>	Al	DDRBYTES<2:	0>	READOPCODE<7:6>		
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8				TYPEDATA<1:0>					
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	TYPEDUN	MMY<1:0>	TYPEMC	DE<1:0> TYPEADDR<1:0>			TYPECMD<1:0>		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-30 Unimplemented: Read as '0'

bit 29 SDRCMD: SQI Command in SDR Mode bit

 ${\tt 1}$ = SQI command is in SDR mode and SQI data is in DDR mode

0 = SQI command is in DDR mode and SQI data is in DDR mode

bit 28 DDRDATA: SQI Data DDR Mode bit

1 = SQI data bytes are transferred in DDR mode

0 = SQI data bytes are transferred in SDR mode

bit 27 DDRDUMMY: SQI Dummy DDR Mode bit

1 = SQI dummy bytes are transferred in DDR mode

0 = SQI dummy bytes are transferred in SDR mode

bit 26 **DDRMODE:** SQI DDR Mode bit

1 = SQI mode bytes are transferred in DDR mode

0 = SQI mode bytes are transferred in SDR mode

bit 25 DDRADDR: SQI Address Mode bit

1 = SQI address bytes are transferred in DDR mode

0 = SQI address bytes are transferred in SDR mode

bit 24 **DDRCMD:** SQI DDR Command Mode bit⁽¹⁾

1 = SQI command bytes are transferred in DDR mode

0 = SQI command bytes are transferred in SDR mode

bit 23-21 **DUMMYBYTES<2:0>:** Transmit Dummy Bytes bits

111 = Transmit seven dummy bytes after the address bytes

•

011 = Transmit three dummy bytes after the address bytes

010 = Transmit two dummy bytes after the address bytes

001 = Transmit one dummy bytes after the address bytes

000 = Transmit zero dummy bytes after the address bytes

Note 1: When DDRCMD is set to '0', the SQI module will ignore the value in the SDRCMD bit.

REGISTER 27-1: CEVER: CRYPTO ENGINE REVISION, VERSION, AND ID REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
31:24	REVISION<7:0>										
22:16	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
23:16	VERSION<7:0>										
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
15:8	ID<15:8>										
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
				ID<7	:0>						

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-24 **REVISION<7:0>:** Crypto Engine Revision bits bit 23-16 **VERSION<7:0>:** Crypto Engine Version bits bit 15-0 **ID<15:0>:** Crypto Engine Identification bits

REGISTER 28-1: RNGVER: RANDOM NUMBER GENERATOR VERSION REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
31:24	ID<15:8>										
00.40	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
23:16	ID<7:0>										
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
15:8	VERSION<7:0>										
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
7:0		REVISION<7:0>									

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-6 **ID<15:0>:** Block Identification bits
bit 15-8 **VERSION<7:0>:** Block Version bits
bit 7-0 **REVISION<7:0>:** Block Revision bits

REGISTER 30-11: CIFLTCON1: CAN FILTER CONTROL REGISTER 1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31.24	FLTEN7	MSEL.	7<1:0>		FSEL7<4:0>						
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23.10	FLTEN6	MSEL	6<1:0>	FSEL6<4:0>							
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15.6	FLTEN5	MSEL5<1:0>		FSEL5<4:0>							
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0	FLTEN4	MSEL	4<1:0>	FSEL4<4:0>							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 FLTEN7: Filter 7 Enable bit

1 = Filter is enabled

0 = Filter is disabled

bit 30-29 MSEL7<1:0>: Filter 7 Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

bit 28-24 FSEL7<4:0>: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

Ť

•

•

00001 = Message matching filter is stored in FIFO buffer 1

00000 = Message matching filter is stored in FIFO buffer 0

bit 23 FLTEN6: Filter 6 Enable bit

1 = Filter is enabled

0 = Filter is disabled

bit 22-21 MSEL6<1:0>: Filter 6 Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

bit 20-16 FSEL6<4:0>: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

•

_

00001 = Message matching filter is stored in FIFO buffer 1

00000 = Message matching filter is stored in FIFO buffer 0

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

REGISTER 30-11: CIFLTCON1: CAN FILTER CONTROL REGISTER 1 (CONTINUED)

```
bit 15
         FLTEN5: Filter 17 Enable bit
         1 = Filter is enabled
         0 = Filter is disabled
bit 14-13 MSEL5<1:0>: Filter 5 Mask Select bits
         11 = Acceptance Mask 3 selected
         10 = Acceptance Mask 2 selected
         01 = Acceptance Mask 1 selected
         00 = Acceptance Mask 0 selected
bit 12-8 FSEL5<4:0>: FIFO Selection bits
         11111 = Message matching filter is stored in FIFO buffer 31
         11110 = Message matching filter is stored in FIFO buffer 30
         00001 = Message matching filter is stored in FIFO buffer 1
          00000 = Message matching filter is stored in FIFO buffer 0
bit 7
         FLTEN4: Filter 4 Enable bit
         1 = Filter is enabled
          0 = Filter is disabled
         MSEL4<1:0>: Filter 4 Mask Select bits
bit 6-5
         11 = Acceptance Mask 3 selected
         10 = Acceptance Mask 2 selected
          01 = Acceptance Mask 1 selected
         00 = Acceptance Mask 0 selected
bit 4-0
         FSEL4<4:0>: FIFO Selection bits
         11111 = Message matching filter is stored in FIFO buffer 31
         11110 = Message matching filter is stored in FIFO buffer 30
          00001 = Message matching filter is stored in FIFO buffer 1
          00000 = Message matching filter is stored in FIFO buffer 0
```

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

Table 31-1 and Table 31-2 show two interfaces and the associated pins that can be used with the Ethernet Controller.

TABLE 31-1: MII MODE DEFAULT INTERFACE SIGNALS (FMIIEN = 1, FETHIO = 1)

	(1 WIII LIV = 1, 1 L 11 II O = 1)
Pin Name	Description
EMDC	Management Clock
EMDIO	Management I/O
ETXCLK	Transmit Clock
ETXEN	Transmit Enable
ETXD0	Transmit Data
ETXD1	Transmit Data
ETXD2	Transmit Data
ETXD3	Transmit Data
ETXERR	Transmit Error
ERXCLK	Receive Clock
ERXDV	Receive Data Valid
ERXD0	Receive Data
ERXD1	Receive Data
ERXD2	Receive Data
ERXD3	Receive Data
ERXERR	Receive Error
ECRS	Carrier Sense
ECOL	Collision Indication

TABLE 31-2: RMII MODE DEFAULT INTERFACE SIGNALS (FMIIEN = 0, FETHIO = 1)

Pin Name	Description
EMDC	Management Clock
EMDIO	Management I/O
ETXEN	Transmit Enable
ETXD0	Transmit Data
ETXD1	Transmit Data
EREFCLK	Reference Clock
ECRSDV	Carrier Sense – Receive Data Valid
ERXD0	Receive Data
ERXD1	Receive Data
ERXERR	Receive Error

Note: Ethernet controller pins that are not used by selected interface can be used by other peripherals.

REGISTER 38-21: DDRMEMWIDTH: DDR MEMORY WIDTH REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_		_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_		_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
13.6	_	_	_	_	_		_	_
7:0	U-0	U-0	U-0	U-0	R/W-0	U-0	U-0	U-0
7:0	_	_	_	_	HALFRATE	_	_	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-4 **Unimplemented:** Read as '0' bit 3 **HALFRATE:** Half-rate Mode bit

The PIC32 always operates in Half-rate mode. This bit must be set during initialization.

1 = Half-rate mode0 = Full-rate mode

bit 2-0 Unimplemented: Read as '0'

REGISTER 38-27: DDRSCLCFG1: DDR SCL CONFIGURATION REGISTER 1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	U-0	U-0	U-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0
15.6	_	_	_	DBLREFDLY		WCASL	AT<3:0>	
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-1
7:0	_	_	_	_	_	_	_	SCLCSEN

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-13 Unimplemented: Read as '0'

bit 12 DBLREFDLY: Double Reference Delay bit

Determines whether the PHY will delay an SCL operation following an acknowledge by one or two time intervals. The time interval is a function of the hardware design.

1 = SCL operation delay doubled

0 = SCL operation delay not doubled

bit 11-8 WCASLAT<3:0>: Write CAS Latency bits

DRAM write CAS latency in clock cycles.

bit 7-1 Unimplemented: Read as '0'

bit 0 SCLCSEN: SCL Chip Select Enable bit

1 = Run SCL on Chip Select 0

0 = Do not run SCL on Chip Select 0

REGISTER 39-2: SDHCARG: SDHC ARGUMENT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31:24	ARG<31:24>										
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23:16	ARG<23:16>										
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8	ARG<15:8>										
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0				ARG-	<7:0>						

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 ARG<31:0>: Command Argument bits

REGISTER 41-12: CFGPG: PERMISSION GROUP CONFIGURATION REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	_	_	GPUPG<1:0>		GLCDPG<1:0>		CRYPTPG<1:0>	
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	FCPG<1:0>		SQI1PG<1:0>		SDHCPG<1:0>		ETHPG<1:0>	
45.0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
15:8	CAN2PG<1:0>		CAN1PG<1:0>		_	_	USBPO	G<1:0>
7:0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
	_	_	DMAPG<1:0>		_	_	CPUPO	G<1:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared

bit 31-30 Unimplemented: Read as '0'

bit 29-28 GPUPG<1:0>: 2D Graphics Processing Unit Permission Group bits

11 = Initiator is assigned to Permission Group 3

10 = Initiator is assigned to Permission Group 2

01 = Initiator is assigned to Permission Group 1

00 = Initiator is assigned to Permission Group 0

bit 27-26 GLCDPG<1:0>: Graphics LCD Controller Permission Group bits

Same definition as bits 29-28.

bit 25-24 CRYPTPG<1:0>: Crypto Engine Permission Group bits

Same definition as bits 29-28.

bit 23-22 FCPG<1:0>: Flash Control Permission Group bits

Same definition as bits 29-28.

bit 21-20 SQI1PG<1:0>: SQI Module Permission Group bits

Same definition as bits 29-28.

bit 19-18 SDHCPG<1:0>: Secure Digital Host Controller Permission Group bits

Same definition as bits 29-28.

bit 17-16 ETHPG<1:0>: Ethernet Module Permission Group bits

Same definition as bits 29-28.

bit 15-14 CAN2PG<1:0>: CAN2 Module Permission Group bits

Same definition as bits 29-28.

bit 13-12 CAN1PG<1:0>: CAN1 Module Permission Group bits

Same definition as bits 29-28.

bit 11-10 Unimplemented: Read as '0'

bit 9-8 USBPG<1:0>: USB Module Permission Group bits

Same definition as bits 29-28.

bit 7-6 Unimplemented: Read as '0'

bit 5-4 DMAPG<1:0>: DMA Module Permission Group bits

Same definition as bits 29-28.

bit 3-2 **Unimplemented:** Read as '0'

bit 1-0 CPUPG<1:0>: CPU Permission Group bits

Same definition as bits 29-28.

TABLE 44-17: DC CHARACTERISTICS: DDR2 SDRAM MEMORY

DC CHARACTERISTICS			Standard Operating Conditions: $VDDIO = 2.2V$ to 3.6V, $VDDCORE = 1.7V$ to 1.9V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param. No. (Note 1)	Symbol	Characteristics	Min.	Тур.	Max.	Units	Conditions	
DDRM12	IDD0	Operating Current, One Bank Active Precharge			90	mA	Note 2	
DDRM13	IDD1	Operating Current, One Back Active-Read Precharge	1	1	100	mA	Note 2	
DDRM14	IDD2	Precharge Power-Down Current			8	mA	Note 3	
DDRM15	IDD3	Precharge Stand-by Current			45	mA	Note 2	
DDRM16	IDD4	Precharge Quiet Stand-by Current			35	mA	Note 4	
DDRM17	IDD5	Active Power-Down Current			12	mA	Note 3	
DDRM18	IDD6	Active Stand-by Current			65	mA	Note 2	
DDRM19	IDD7	Operating Burst Read Current			140	mA	Note 2	
DDRM20	IDD8	Operating Burst Write Current	_	_	165	mA	Note 2	
DDRM21	IDD9	Burst Refresh Current	_	_	95	mA	Note 2	
DDRM22	IDD10	Self-Refresh Current	_	_	6	mA	Note 5	
DDRM23	IDD11	Operating Bank Interleave Read Current	_	_	200	mA	Note 6	

- **Note 1:** These parameters are characterized, but not tested in manufacturing. The specifications are only valid after the memory is initialized.
 - 2: DDRCKE is high, DDRCS0 is high between valid commands. Address, control, and data bus inputs are switching.
 - 3: DDRCKE is low. Other control and address inputs are stable. Data bus inputs are floating.
 - **4:** DDRCKE is high and DDRCS0 is high. Other control and address inputs are stable. Data bus inputs are floating.
 - **5:** DDRCKE is low and DDRCK/DDRCK are low. Other control and address inputs are floating. Data bus inputs are floating.
 - **6:** DDRCKE is high and DDRCS0 is high between valid commands. Address bus inputs are stable. Data bus inputs are switching.

FIGURE 44-6: TIMER1-TIMER9 EXTERNAL CLOCK TIMING CHARACTERISTICS




TABLE 44-32: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS(1)

IABLE	44-32: 111	MERT EXTE	RNAL CL	UCK	TIMING REQUIREME	:N I 2,	,				
AC CHARACTERISTICS				Standard Operating Conditions: $V_{DDIO} = 2.2V$ to 3.6V, $V_{DDCORE} = 1.7V$ to 1.9V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Param. No.	Symbol	Characteristics ⁽²⁾			Min.	Тур.	Max.	Units	Conditions		
TA10	ТтхН	TxCK High Time	,				[(12.5 ns or 1 TPBCLK3) /N] + 20 ns	_	_	ns	Must also meet parameter TA15 (Note 3)
					10	_	_	ns	_		
TA11	TTXL	TxCK Low Time	Synchronous, with prescaler		[(12.5 ns or 1 TPBCLK3) /N] + 20 ns		_	ns	Must also meet parameter TA15 (Note 3)		
			Asynchronous, with prescaler		10	_	_	ns	_		
TA15	ТтхР	TxCK Input Period	Synchronous, with prescaler		[(Greater of 20 ns or 2 TPBCLK3)/N] + 30 ns	_	_	ns	VDDIO > 2.7V (Note 3)		
					[(Greater of 20 ns or 2 TPBCLK3)/N] + 50 ns	_	_	ns	VDDIO < 2.7V (Note 3)		
			Asynchrono with prescal	nous,	20	_	_	ns	VDDIO > 2.7V		
				aler	50	_	_	ns	VDDIO < 2.7V		
OS60	Fт1	SOSC1/T1CK Oscillator Input Frequency Range (oscillator enabled by set TCS bit (T1CON<1>))			32	_	50	kHz	_		
TA20	TCKEXTMRL	Delay from E Clock Edge t Increment		CK	_	_	1	ТРВСЬКЗ	_		

Note 1: Timer1 is a Type A.

2: This parameter is characterized, but not tested in manufacturing.

3: N = Prescale Value (1, 8, 64, 256).

TABLE 44-48: TEMPERATURE SENSOR SPECIFICATIONS

AC CHARACTERISTICS			Standard Operating Conditions: VDDIO = 2.2V to 3.6V, VDDCORE = 1.7V to 1.9V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial					
Param. No.	Symbol	Characteristics	Min. Typ. Max. Units Conditions					
TS10	VTS	Rate of Change	_	5	_	mV/°C	_	
TS11	TR	Resolution	-2		+2	°C	_	
TS12	IVTEMP	Voltage Range	0.5	_	1.5	V		
TS13	TMIN	Minimum Temperature	_	-40		°C	IVTEMP = 0.5V	
TS14	Тмах	Maximum Temperature	_	160		°C	IVTEMP = 1.5V	

Note 1: The temperature sensor is functional at VBORIOMIN < VDDIO < VDDIOMIN, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
44.0 "Electrical	The following tables were updated:
Characteristics"	Table 44-1: "Operating MIPS vs. Voltage"
	Table 44-3: "Thermal Packaging Characteristics"
	Table 44-4: "DC Temperature and Voltage Specifications"
	Table 44-8: "DC Characteristics: Operating Current (Idd)"
	Table 44-9: "DC Characteristics: Idle Current (lidle)"
	Table 44-10: "DC Characteristics: Power-Down Current (lpd)"
	Table 44-12: "DC Characteristics: I/O Pin Output Specifications"
	• Table 44-38: "SPIx Master Mode (CKE = 0) Timing Requirements"
	• Table 44-39: "SPIx Module Master Mode (CKE = 1) Timing Requirements"
	Table 44-53: "USB OTG Electrical Specifications"

Revision C (October/November 2016)

All instances of VDD1V8 were changed to: VDDR1V8 and VDD were changed to VDDIO throughout the data sheet.

All instances of V-Temp specifications were removed throughout the data sheet.

This revision includes the following major changes, which are referenced by their respective chapter in Table A-2.

In addition, minor updates to text and formatting were incorporated throughout the document.

TABLE A-2: MAJOR SECTION UPDATES

Section Name	Update Description
32-bit Graphics Applications	The Operating Conditions were updated from 2.0V to 3.6V to 2.2V to 3.6V.
MCUs (up to 2 MB Live Update Flash, 640 KB SRAM, and 32 MB DDR2 SDRAM) with XLP Technology	All Device Pin Tables were updated (see Table 5 through Table 7).
1.0 "Device Overview"	Note 1 was added to the Timer1 through Timer9 and RTCC Pinout I/O Descriptions (see Table 1-7).
	Note 2 and the pin numbers for the Power, Ground, and Voltage Reference Pinout I/O Descriptions were updated (see Table 1-23).
2.0 "Guidelines for Getting	The Recommended Minimum Connection diagram was updated (see Figure 2-1).
Started with 32-bit Microcontrollers"	2.9.1.3 "EMI/EMC/EFT (IEC 61000-4-4 and IEC 61000-4-2) Suppression Considerations" was added.
3.0 "CPU"	The SB bit was updated in the Configuration Register; CP0 Register 16, Select 0 (see Register 3-1).
4.0 "Memory Organization"	4.3 "Timing Parameters" was updated.
6.0 "Resets"	Note 1 was added to the Resets Register Map (see Table 6-1).
8.0 "Oscillator Configuration"	The DIVSPLLRDY bit was removed from the CLKSTAT register (see Table 8-2 and Register 8-8).
	Updated bit 5-0 center frequency values from -2% to -4% and +2% to +4% (see Register 8-2).

Internet Address	819	System Bus Target 0	78
Interrupt Controller		System Bus Target 1	
IRG, Vector and Bit Location	132	System Bus Target 10	
		System Bus Target 11	
M		System Bus Target 12	
Memory Maps		System Bus Target 13	
Devices with 2048 KB Program Memory	62	System Bus Target 2	
Memory Organization		System Bus Target 3	
Layout	61	System Bus Target 4	
Microchip Internet Web Site		System Bus Target 5	
MPLAB ASM30 Assembler, Linker, Librarian	728	System Bus Target 6	
MPLAB Integrated Development Environment Softw	vare727	System Bus Target 7	
MPLAB PM3 Device Programmer	729	System Bus Target 8	
MPLAB REAL ICE In-Circuit Emulator System	729	System Bus Target 9	
MPLINK Object Linker/MPLIB Object Librarian	728	System Control	
•		Timer1-Timer9	
0		UART1-5	
Oscillator Configuration	163	USB	
Output Compare	299	Registers	•
P		[pin name]R (Peripheral Pin Select	Input) 283
r		AD1CON1 (A/D Control 1)	
Packaging	791	AD1CON1 (ADC Control 1)	
Details		ADCANCON (ADC Analog Warm-u	p Control Register).
Marking		487	,
Parallel Master Port (PMP)		ADCBASE (ADC Base)	480
Pinout I/O Descriptions (table) . 18, 19, 20, 21, 24, 2	5, 26, 27,	ADCCMP1CON (ADC Digital Co	
28, 29, 30, 31, 32, 33, 34, 36, 38		Register)	
Power-on Reset (POR)		ADCCMPENx (ADC Digital Compa	
and On-Chip Voltage Regulator		ister ('x' = 1 through 6))	467
Power-Saving Features		ADCCMPx (ADC Digital Comparato	
with CPU Running	681	ister ('x' = 1 through 6))	
Prefetch Module	179	ADCCMPxCON (ADC Digital Cor	
R		Register ('x' = 1 through 6))	
	407	ADCCON1 (ADC Control Register 1	l)444
Random Number Generator (RNG)		ADCCON2 (ADC Control Register 2	2) 447
Real-Time Clock and Calendar (RTCC)	319	ADCCON3 (ADC Control Register 3	3) 450
Register	1 6.3	ADCCSS1 (ADC Common Scan Se	lect Register 1). 464
GLCDLxBADDR (Graphics LCD Controller	•	ADCCSS2 (ADC Common Scan Se	lect Register 2). 465
Base Address)	604	ADCDATAx (ADC Output Data Reg	ister ('x' = 0 through
Register Map	F7.4	44))	481
Comparator		ADCDSTAT1 (ADC Data Ready Sta	atus Register 1). 466
Comparator Voltage Reference		ADCDSTAT2 (ADC Data Ready Sta	atus Register 2). 466
Device ADC Calibration Summary		ADCEIEN1 (ADC Early Interrupt En	
Device Configuration Word Summary		ADCEIEN2 (ADC Early Interrupt En	able Register 2) 484
Device Serial Number Summary	698	ADCEISTAT2 (ADC Early Interrupt	Status Register 2)
DMA Channel 0-3		486	
DMA CRC		ADCFLTRx (ADC Digital Filter 'x	' Register ('x' = 1
DMA Global		through 6))	469
EBI		ADCGIRQEN1 (ADC Interrupt Enat	ole Register 1) 463
Flash Controller		ADCIMCON1 (ADC Input Mode Co	ntrol Register 1) 455
I2C1 Through I2C5		ADCIMCON2 (ADC Input Mode Co	ntrol Register 2) 458
Input Capture 1-9		ADCIMCON3 (ADC Input Mode Co	ntrol Register 3) 461
Interrupt		ADCIRQEN2 (ADC Interrupt Enable	Register 2) 463
Oscillator Configuration		ADCSYSCFG1 (ADC System Confi	guration Register 1)
Output Compare1-9		490	
Parallel Master Port		ADCSYSCFG2 (ADC System Confi	guration Register 2)
Peripheral Pin Select Input		490	
Peripheral Pin Select Output		ADCTRG1 (ADC Trigger Source 1 I	Register) 471
PORTA		ADCTRG2 (ADC Trigger Source 2 I	
PORTB		ADCTRG3 (ADC Trigger Source 3 I	- ·
PORTH		ADCTRGMODE (ADC Triggering	
PORTK		ADC)	
Prefetch		ADCTRGSNS (ADC Trigger Level/E	
RTCC		ADCxCFG (ADCx Configuration F	
SPI1 through SPI6		through 6))	
System Bus	77	- ···	