

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
roduct Status	Active
ore Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
peed	200MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, IrDA, LINbus, PMP, SPI, SQI, UART/USART, USB OTG
eripherals	Brown-out Detect/Reset, DMA, HLVD, I ² S, POR, PWM, WDT
lumber of I/O	120
rogram Memory Size	1MB (1M x 8)
rogram Memory Type	FLASH
EPROM Size	-
AM Size	256K x 8
oltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
ata Converters	A/D 45x12b
scillator Type	Internal
perating Temperature	-40°C ~ 85°C (TA)
lounting Type	Surface Mount
ackage / Case	176-LQFP Exposed Pad
upplier Device Package	176-LQFP (20x20)
urchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1025dah176t-i-2

š
0
0
0
0
\rightarrow
ω
O
\rightarrow
П
Ö
മ
Ō
Œ
\neg
9

TABLE 4-11:	SYSTEM BUS TARGET PROTECTION GROUP 1 REGISTER MAP

ıΑD	LL 4 -11.	<u> </u>		US IAIN							its								T
Virtual Address (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	SBT1ELOG1	31:16	MULTI	_	_	_		CODE	=<3:0>		_	_	_	_	_	_	_	_	0000
8420	SBITELOGI	15:0				INITIE	>7:0>					REGIO	N<3:0>		_		CMD<2:0>		0000
8424	SBT1ELOG2	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0424	OBTILLOGE	15:0	_	_	_	_	1	_	_	-	_	_	_	-	_	_	GROU	P<1:0>	0000
8428	SBT1ECON	31:16		_	_	_	_	_	_	ERRP	_	_	_	_	_	_	_	_	0000
0420	SBITECON	15:0		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
8430	SBT1ECLRS	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0400	OBTILOLINO	15:0		_	_	_	_	_	_	_	_	_	_	_	_	_	_	CLEAR	0000
8438	SBT1ECLRM	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0.00	021120211111	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	CLEAR	0000
8440	SBT1REG0	31:16								BASE	<21:6>					•			xxxx
		15:0			BASE	<5:0>	1		PRI	_			SIZE<4:0>	1		_	_	_	xxxx
8450	SBT1RD0	31:16			_	_					_		_		_	_	_	_	xxxx
		15:0		_	_	_					_	_	_		GROUP3	GROUP2	GROUP1	GROUP0	XXXX
8458	SBT1WR0	31:16			_	_					_		_		_	_	_	_	xxxx
		15:0	_	_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	XXXX
8480	SBT1REG2	31:16							T	BASE	<21:6>							1	XXXX
		15:0			BASE	<5:0>			PRI				SIZE<4:0>			_	_	_	XXXX
8490	SBT1RD2	31:16		_	_	_	_	_	_	_	_	_	_			_	_	_	XXXX
		15:0		_	_	_	_	_	_	_	_		_	_	GROUP3	GROUP2	GROUP1	GROUP0	XXXX
8498	SBT1WR2	31:16		_	_	_	_	_	_	_	_	_	_	_		_	_	_	XXXX
		15:0		_	_	_	_	_	_			_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	+
84A0	SBT1REG3	31:16			5.405					_	<21:6>		0.75 4.0						XXXX
		15:0			BASE				PRI			1	SIZE<4:0>		1	_	_	_	XXXX
84B0	SBT1RD3	31:16		_				_			_	_	_	_	— —	— —	— —	— —	xxxx
		15:0		_	_	_	_	_	_	_	_	_	_		GROUP3	GROUP2	GROUP1	GROUP0	
84B8	SBT1WR3	31:16			_	_	_	_			_	_	_		GROUP3	GROUP2	GROUP1	GROUP0	xxxx
		15:0		_	_	_	_	_	_		-	_	_	_	GROUPS	GROUPZ	GROUPT	GROUPU	
84C0	SBT1REG4	31:16 15:0			DACE				PRI	BASE	<21:6>		0175 - 4:0-						XXXX
		31:16			BASE	<5:0> 							SIZE<4:0>			_		_	xxxx
84D0	SBT1RD4	15:0		_	_		_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
		31:16		_	_				_			H	_		- GROUPS	GROUP2	GROUPT	GROUPU	
84D8	SBT1WR4	15:0		_	_	_	_	_			_		_		GROUP3	GROUP2	GROUP1	GROUP0	xxxx
Legen			lue on Res						wn in heva		_	_	_		GROUPS	GROUPZ	GROOF	GROOF	AXXX

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Note: For reset values listed as 'xxxx', please refer to Table 4-8 for the actual reset values.

0000

0000

0000

0000

0000

0000

0000

0000

0000

0000

0000

VOFF<17:16>

VOFF<17:16>

VOFF<17:16>

VOFF<17:16>

VOFF<17:16>

_

_

	LE 7-3	3:	INTER	RUPT F	REGIST	ER MAF	(CON	[INUED])										
ress)		ø									Bits								ķ
Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	OFF137	31:16	_		_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	:17:16>	0000
0764	OFF 137	15:0								VOFF<1	5:1>		•					_	0000
0768	OFF138	31:16	_	I	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0700	011 130	15:0								VOFF<1	5:1>							_	0000
076C	OFF139	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	:17:16>	0000
0,00	011 100	15:0								VOFF<1	5:1>							_	0000
0770	OFF140	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	:17:16>	0000
01.0	0	15:0			T		1		1	VOFF<1							1	_	0000
0774	OFF141	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	:17:16>	0000
		15:0								VOFF<1		1							0000
0778	OFF142	31:16			_	_	_	_	_			_	_	_	_	_	VOFF<		0000
		15:0			1	1				VOFF<1							1,055	<u> </u>	0000
077C	OFF143	31:16		_	_	_	_	_	_	VOFF<1		_	_	_	_	_	VOFF<		0000
		15:0 31:16		_	_	_	_	I _	_	VOFF<	5:12	_		I _		_	VOFF<	17:16>	0000
0780	OFF144	15:0				_	_	_	_	VOFF<1		_	_	_	_	_	VOFF	-	0000
		31.16		_	_	_		_		VOFF<1	J. 12		_		_	_	VOFF<		0000
0784	OFF145	15:0								VOFF<1							VOI 1	_	0000
		31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	VOFF<		0000
0788	OFF146	15:0								VOFF<1									0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	:17:16>	0000
078C	OFF147	15:0								VOFF<1	5:1>							_	0000
0700	055440	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	:17:16>	0000
0790	OFF148	15:0					•			VOFF<1	5:1>	•	•	•	•		•	_	0000
0704	OFF149	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0794	OFF 149	15:0								VOFF<1	5:1>							_	0000
0708	OFF150	31:16	_		_	_	_			_	_			_		_	VOFF<	:17:16>	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

_

_

_

_

VOFF<15:1>

VOFF<15:1>

VOFF<15:1>

VOFF<15:1>

VOFF<15:1>

VOFF<15:1>

_

_

_

_

_

_

15:0

31:16

15:0

31:16

15:0

15:0

15:0

15:0

079C OFF151

07A0 OFF152

07A4 OFF153

07A8 OFF154

07AC OFF155

Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

^{2:} This bit is only available on devices with a Crypto module.

TABLE 7-3: INTERRUPT REGISTER MAP (CONTINUED)

ess		4									Bits								
Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	OFF1	56 31:1		_	_	_	_	_	_		_	_	_	_	_	_	VOFF<	<17:16>	0000
		15:0								VOFF<1				1	1			_	0000
07B4	OFF1	57 31:1		_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF	<17:16>	0000
		15:0								VOFF<1	5:1>			1	1			_	0000
07B8	OFF1	58 31:1		_	_	_	_	_	_		_	_	_	_	_	_	VOFF	<17:16>	0000
		15:0								VOFF<1									0000
07BC	OFF1	59 31:1		_	_	_	_	_	_		_	_	_	_	_	_	VOFF	<17:16>	0000
		15:0								VOFF<1									0000
07C0	OFF1	60 31:1		_	_	_	_	_	_			_	_	_	_	_	VOFF	<17:16>	0000
		15:0								VOFF<1			ı						0000
07C4	OFF1	61 31:1		_	_	_	_	_	_		_	_	_	_	_	_	VOFF	<17:16>	0000
		15:0		1	1	1				VOFF<1			1						0000
07C8	OFF1	62 31:1		_	_	_	_	_	_		_	_	_	_	_	_	VOFF	<17:16>	0000
		15:0		1	1	1				VOFF<1			l			1		<u> </u>	0000
07CC	OFF1	63 31:1		_	_	_	_	_	_			_	_	_	_	_	VOFF	<17:16>	0000
		15:0		1	1	1				VOFF<1			1						0000
07D0	OFF1	64 31:1		_	_	_	_	_	_			_	_	_	_	_	VOFF	<17:16>	0000
		15:0								VOFF<1							VOEE		0000
07D4	OFF1	65 31:1		_	_	_	_	_	_	-		_	_	_	_	_	VOFF	<17:16>	0000
		15:0								VOFF<1							VOEE		0000
07D8	OFF1	66 31:1		_	_	_	_	_	_			_	_	_	_	_	VOFF	<17:16>	0000
		15:0								VOFF<1	5:1>						VOEE	<u> </u>	0000
07DC	OFF1	67 31:1		_	_	_	_	_	_	VOFF<1	<u> </u>	_	_	_	_	_	VOFF	<17:10>	0000
		31:1								VUFF<1	0:1>						VOEE		0000
07E0	OFF1	68 31.1		_	_	_	_			VOFF<1		_	_	_	_	_	VOFF	17.10	0000
		31:1		_					_	VOFF	-		_	_	_		VOEE		0000
07E4	OFF1	69 15:0		_	_	_	_	_	_	VOFF<1		_	_	_	_	_	VOFF	17.10	0000
		31:1		_	_	_	_	_	_	VOFF(1)	-	_	_		_	_	VOEE		0000
07E8	OFF1	70 31.1		_	_	_	_	_	_	VOFF<1		_	_	_	_	_	VOFF	17.10	0000
		31:1							_	VOFF	_	_		_	_	_	VOEE		_
07EC	OFF1	71 15:0		_	_	_	_			VOFF<1		_	_	_	_	_	VOFF	17.10	0000
		_							_	VOFF		_		_	_	_	VOEE	<u> </u>	
07F0	OFF1	72 31:1		_	_	_	_	_	_	VOFF<1		_	_	_	_	_	VOFF		0000
		31:1		_													VOEE	<u> </u>	
07F4	OFF1	73 15:0		_	_	_	_	_	_	VOFF<1	<u> </u>	_	_	_	_	_	VUFF*	-11.10>	0000
	<u> </u>									VUFF<1						_	VOEE	 <17:16>	0000
07F8	OFF1	74 31:1		_	_	_	_	_	_	VOFF<1	<u> </u>	_	_	_	_	_	VUFF		0000
Logon	1			on Posot:					chown in ho		0.14							_	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

^{2:} This bit is only available on devices with a Crypto module.

REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24				NMIKI	EY<7:0>			
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	1	_	_	_
15:8	U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
15.6	_	_	_	MVEC	_		TPC<2:0>	
7:0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-24 NMIKEY<7:0>: Non-Maskable Interrupt Key bits

When the correct key (0x4E) is written, a software NMI will be generated. The status is indicated by the GNMI bit (RNMICON<19>).

bit 23-13 Unimplemented: Read as '0'

bit 12 MVEC: Multi Vector Configuration bit

1 = Interrupt controller configured for multi-vectored mode

0 = Interrupt controller configured for single vectored mode

bit 11 Unimplemented: Read as '0'

bit 10-8 **TPC<2:0>:** Interrupt Proximity Timer Control bits

111 = Interrupts of group priority 7 or lower start the Interrupt Proximity timer

110 = Interrupts of group priority 6 or lower start the Interrupt Proximity timer

101 = Interrupts of group priority 5 or lower start the Interrupt Proximity timer

100 = Interrupts of group priority 4 or lower start the Interrupt Proximity timer

011 = Interrupts of group priority 3 or lower start the Interrupt Proximity timer

010 = Interrupts of group priority 2 or lower start the Interrupt Proximity timer

001 = Interrupts of group priority 1 start the Interrupt Proximity timer

000 = Disables Interrupt Proximity timer

bit 7-5 Unimplemented: Read as '0'

bit 4 INT4EP: External Interrupt 4 Edge Polarity Control bit

1 = Rising edge

0 = Falling edge

bit 3 INT3EP: External Interrupt 3 Edge Polarity Control bit

1 = Rising edge

0 = Falling edge

bit 2 INT2EP: External Interrupt 2 Edge Polarity Control bit

1 = Rising edge

0 = Falling edge

bit 1 INT1EP: External Interrupt 1 Edge Polarity Control bit

1 = Rising edge

0 = Falling edge

bit 0 INT0EP: External Interrupt 0 Edge Polarity Control bit

1 = Rising edge

0 = Falling edge

	J
20000	
σ)
	١
$\overline{}$	١
)
_	١
(,	1
6	
	ĺ
_	
立	
-page	i
Ø	١
age	
Ф	
Ŋ)
_	١
2)

TABLE 11-1:	USB REGISTER	MAP 1	(CONTINUED)

						-					Bits								
Virtual Address	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3170	USB E7CSR0	31:16 15:0							Inde	exed by the s	same bits in U	SBIE7CSR0				•			0000
3174	USB E7CSR1	31:16 15:0							Inde	exed by the s	same bits in U	SBIE7CSR1							0000
3178	USB E7CSR2	31:16 15:0							Inde	exed by the s	same bits in U	SBIE7CSR2							0000
317C	USB E7CSR3	31:16 15:0		Indexed by the same bits in USBIE7CSR3 0000															
3200	USB	31:16	_	_	_	_	_	_	_	_	_		_	_	_	_	_	_	0000
3200	DMAINT	15:0	_	_	_	_	_	_	_	_	DMA8IF	DMA7IF	DMA6IF	DMA5IF	DMA4IF	DMA3IF	DMA2IF	DMA1IF	0000
3204	USB	31:16		_	_		_	_	_	_	_	_	_	_	_	_	_	_	0000
	DMA1C	15:0		_	_	_	_	DMABR	STM<1:0>	DMAERR			EP<3:0>		DMAIE	DMAMODE	DMADIR	DMAEN	0000
3208	USB DMA1A	31:16									ADDR<31:16								0000
		15:0									AADDR<15:0>								0000
320C	USB DMA1N	31:16									COUNT<31:10								0000
		15:0 31:16			_					DMA	COUNT<15:0	>		_				_	0000
3214	USB DMA2C	15:0					_	- DMARD	STM<1:0>	DMAERR			======================================	_	DMAIE	DMAMODE	DMADIR	DMAEN	0000
	USB	31:16		_	_		_	DIVIADIX	31101-1.02		ADDR<31:16		LF \ 3.0>		DIVIAIL	DIVIAIVIODE	DIVIADIN	DIVIALIN	0000
3218	DMA2A	15:0									ADDR<15:0>								0000
	USB	31:16									COUNT<31:16								0000
321C	DMA2N	15:0									COUNT<15:0								0000
	USB	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3224	DMA3C	15:0	_	_	_	_	_	DMABR	STM<1:0>	DMAERR		DMAI	EP<3:0>		DMAIE	DMAMODE	DMADIR	DMAEN	0000
2000	USB	31:16						l .		DMA	ADDR<31:16	>							0000
3228	DMA3A	15:0								DMA	ADDR<15:0>	•							0000
322C	USB	31:16								DMA	COUNT<31:10	3>							0000
3220	DMA3N	15:0								DMA	COUNT<15:0	>							0000
3234	USB	31:16	_	_	_	_	_	_	_	_	_	-	_	_	_	_	_	_	0000
3234	DMA4C	15:0		_	_	_	_	DMABR	STM<1:0>	DMAERR		DMAI	EP<3:0>		DMAIE	DMAMODE	DMADIR	DMAEN	0000
3238	USB	31:16									ADDR<31:16							-	0000
0200	DMA4A	15:0									ADDR<15:0>								0000
323C	USB	31:16																	
3200	DMA4N	15:0								DMA	COUNT<15:0	>							0000
3244	USB	31:16		_			_	_	_	_	_	_	_	_	_	_	_	_	0000
Legen	DMA5C	15:0	_	Reset: — = uni	_	_	_		STM<1:0>	DMAERR		DMAI	EP<3:0>		DMAIE	DMAMODE	DMADIR	DMAEN	0000

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

Note 1: 2: Device mode.

Host mode.

Definition for Endpoint 0 (ENDPOINT<3:0> (USBCSR<19:16>) = 0).

Definition for Endpoints 1-7 (ENDPOINT<3:0> (USBCSR<19:16>) = 1 through 7).

TABLE 14-1: TIMER2 THROUGH TIMER9 REGISTER MAP (CONTINUED)

ess		•							`	Bi	its								(0
Virtual Address (BF84_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0C10	TMR7	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0010	TIVITY	15:0								TMR3	<15:0>								0000
0C20	PR7	31:16	_	_	_	_	_	_	_	_	_	-	_	_	_	_	_		0000
0020	FIXI	15:0				•	•			PR3<	15:0>				•				FFFF
0500	T8CON	31:16	_	_	_	_	_	_	_	_	_	-	_	_	_	_	_		0000
OLOO	TOCON	15:0	ON	_	SIDL	_	_	_	_	_	TGATE		TCKPS<2:0	>	T32	_	TCS		0000
0E10	TMR8	31:16		_	-	_	_	-		1	_	I	_		_		_	I	0000
0L10	TIVINO	15:0								TMR4	<15:0>								0000
0E20	PR8	31:16		_	-	_	_	-		1	_	I	_		_		_	I	0000
ULZU	FIXO	15:0								PR4<	:15:0>								FFFF
1000	T9CON	31:16		_		_	_	-		1	_	I	_		_		_	I	0000
1000	190011	15:0	ON	_	SIDL	_	_	-		1	TGATE	•	TCKPS<2:0	>	_		TCS	I	0000
1010	TMR9	31:16		_		_	_	-		1	_	I	_		_		_	I	0000
1010	TIVING	15:0	•	•		•			•	TMR5	<15:0>	•	•	•		•			0000
1020	PR9	31:16	_	_	_	_	_	_	_	_	_		_	_	_	_	_	ı	0000
1020	F13	15:0	•	•		•			•	PR5<	:15:0>	•	•	•		•			FFFF

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

REGISTER 22-9: SQI1INTSTAT: SQI INTERRUPT STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_		_	_	_	_	_
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS
15:8	_	_		-	DMA EIF	PKT COMPIF	BD DONEIF	CON THRIF
	R/W-1, HS	R/W-0, HS	R/W-1, HS	R/W-0, HS	R/W-1, HS	R/W-1, HS	R/W-0, HS	R/W-1, HS
7:0	CON EMPTYIF	CON FULLIF	RXTHRIF ⁽¹⁾	RXFULLIF	RX EMPTYIF	TXTHRIF	TXFULLIF	TX EMPTYIF

Legend: HS = Hardware Set

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-12 Unimplemented: Read as '0'

bit 11 DMAEIF: DMA Bus Error Interrupt Flag bit

1 = DMA bus error has occurred0 = DMA bus error has not occurred

bit 10 PKTCOMPIF: DMA Buffer Descriptor Processor Packet Completion Interrupt Flag bit

1 = DMA BD packet is complete0 = DMA BD packet is in progress

bit 9 BDDONEIF: DMA Buffer Descriptor Done Interrupt Flag bit

1 = DMA BD process is done

0 = DMA BD process is in progress

bit 8 **CONTHRIF:** Control Buffer Threshold Interrupt Flag bit

1 = The control buffer has more than THRES words of space available 0 = The control buffer has less than THRES words of space available

bit 7 **CONEMPTYIF:** Control Buffer Empty Interrupt Flag bit

1 = Control buffer is empty

0 = Control buffer is not empty

bit 6 CONFULLIF: Control Buffer Full Interrupt Flag bit

1 = Control buffer is full

0 = Control buffer is not full

bit 5 **RXTHRIF:** Receive Buffer Threshold Interrupt Flag bit⁽¹⁾

1 = Receive buffer has more than RXINTTHR words of space available

0 = Receive buffer has less than RXINTTHR words of space available

bit 4 RXFULLIF: Receive Buffer Full Interrupt Flag bit

1 = Receive buffer is full

0 = Receive buffer is not full

bit 3 RXEMPTYIF: Receive Buffer Empty Interrupt Flag bit

1 = Receive buffer is empty

0 = Receive buffer is not empty

Note 1: In the case of Boot/XIP mode, the POR value of the receive buffer threshold is zero. Therefore, this bit will be set to a '1', immediately after a POR until a read request on the System Bus bus is received.

Note: The bits in the register are cleared by writing a '1' to the corresponding bit position.

REGISTER 22-20: SQI1BDRXDSTAT: SQI BUFFER DESCRIPTOR DMA RECEIVE STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	R-x	R-x	R-x	R-x	U-0
31:24	1	-	_		RXSTA	TE<3:0>		_
00.40	U-0	U-0	U-0	R-x	R-x	R-x	R-x	R-x
23:16		_	-		R)	XBUFCNT<4:0	0>	
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	_	_	_	_
7.0	R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
7:0				RXCURBUF	LEN<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-29 Unimplemented: Read as '0'

bit 28-25 RXSTATE<3:0>: Current DMA Receive State Status bits

These bits provide information on the current DMA receive states.

bit 24-21 Unimplemented: Read as '0'

bit 20-16 RXBUFCNT<4:0>: DMA Buffer Byte Count Status bits

These bits provide information on the internal buffer space.

bit 15-8 Unimplemented: Read as '0'

bit 7-0 RXCURBUFLEN<7:0>: Current DMA Receive Buffer Length Status bits

These bits provide the length of the current DMA receive buffer.

REGISTER 22-21: SQI1THR: SQI THRESHOLD CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	-	_	_	_	_
22.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	_	_	_	_
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	_	_	_		THRES	S<3:0>	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-4 Unimplemented: Read as '0'

bit 3-0 THRES<3:0>: SQI Control Threshold Value bits

The SQI control threshold interrupt is asserted when the amount of space indicated by THRES<6:0> is available in the SQI control buffer.

REGISTER 23-2: I2CxSTAT: I²C STATUS REGISTER (CONTINUED)

- bit 5 **D_A:** Data/Address bit (when operating as I²C slave)
 - 1 = Indicates that the last byte received was data
 - 0 = Indicates that the last byte received was device address

Hardware clear at device address match. Hardware set by reception of slave byte.

- bit 4 P: Stop bit
 - 1 = Indicates that a Stop bit has been detected last
 - 0 = Stop bit was not detected last

Hardware set or clear when Start, Repeated Start or Stop detected.

- bit 3 S: Start bit
 - 1 = Indicates that a Start (or Repeated Start) bit has been detected last
 - 0 = Start bit was not detected last

Hardware set or clear when Start, Repeated Start or Stop detected.

- bit 2 **R_W:** Read/Write Information bit (when operating as I²C slave)
 - 1 = Read indicates data transfer is output from slave
 - 0 = Write indicates data transfer is input to slave

Hardware set or clear after reception of I²C device address byte.

- bit 1 RBF: Receive Buffer Full Status bit
 - 1 = Receive complete, I2CxRCV is full
 - 0 = Receive not complete, I2CxRCV is empty

Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.

- bit 0 TBF: Transmit Buffer Full Status bit
 - 1 = Transmit in progress, I2CxTRN is full
 - 0 = Transmit complete, I2CxTRN is empty

Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

FIGURE 27-11: CRYPTO ENGINE SECURITY ASSOCIATION STRUCTURE (CONTINUED)

Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
SA_ENCIV1	31:24				ENCIV<31	:24>								
	23:16		ENCIV<23:16>											
	15:8	ENCIV<15:8>												
	7:0				ENCIV<7	:0>								
SA_ENCIV2	31:24				ENCIV<31	:24>								
	23:16				ENCIV<23	:16>								
	15:8	ENCIV<15:8>												
	7:0				ENCIV<7	:0>								
SA_ENCIV3	31:24				ENCIV<31	:24>								
	23:16				ENCIV<23	:16>								
	15:8				ENCIV<1	5:8>								
	7:0				ENCIV<7	:0>								
SA_ENCIV4 31:24 ENCIV<31:24>														
	23:16				ENCIV<23	:16>								
	15:8				ENCIV<1	5:8>								
	7:0				ENCIV<7	:0>								

REGISTER 29-3: ADCCON3: ADC CONTROL REGISTER 3

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0						
31:24	ADCSE	L<1:0>			CONCL	KDIV<5:0>		
22.40	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	DIGEN7	_	_	DIGEN4	DIGEN3	DIGEN2	DIGEN1	DIGEN0
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0, HS, HC	R/W-0	R-0, HS, HC
15:8	V	REFSEL<2:0	>	TRGSUSP	UPDIEN	UPDRDY	SAMP ^(1,2,3,4)	RQCNVRT
7:0	R/W-0	R/W, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	GLSWTRG	GSWTRG			ADINS	SEL<5:0>		

Legend:HC = Hardware SetHS = Hardware ClearedR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

```
bit 31-30 ADCSEL<1:0>: Analog-to-Digital Clock Source (TCLK) bits
```

11 = FRC

10 = REFCLK3

01 = System Clock (Tcy)

00 = PBCLK3

bit 29-24 CONCLKDIV<5:0>: Analog-to-Digital Control Clock (TQ) Divider bits

1111111 = 64 * TCLK = TQ

•

000011 = 4 * TCLK = TQ

000010 = 3 * TCLK = TQ

000001 = 2 * TCLK = TQ

000000 = Tclk = TQ

bit 23 **DIGEN7:** Shared ADC (ADC7) Digital Enable bit

1 = ADC7 is digital enabled

0 = ADC7 is digital disabled

bit 22-21 **Unimplemented:** Read as '0'

bit 20 DIGEN4: ADC4 Digital Enable bit

1 = ADC4 is digital enabled

0 = ADC4 is digital disabled

bit 19 DIGEN3: ADC3 Digital Enable bit

1 = ADC3 is digital enabled

0 = ADC3 is digital disabled

- **Note 1:** The SAMP bit has the highest priority and setting this bit will keep the S&H circuit in Sample mode until the bit is cleared. Also, usage of the SAMP bit will cause settings of SAMC<9:0> bits (ADCCON2<25:16>) to be ignored.
 - 2: The SAMP bit only connects Class 2 and Class 3 analog inputs to the shared ADC, ADC7. All Class 1 analog inputs are not affected by the SAMP bit.
 - **3:** The SAMP bit is not a self-clearing bit and it is the responsibility of application software to first clear this bit and only after setting the RQCNVRT bit to start the analog-to-digital conversion.
 - 4: Normally, when the SAMP and RQCNVRT bits are used by software routines, all TRGSRCx<4:0> bits and STRGSRC<4:0> bits should be set to '00000' to disable all external hardware triggers and prevent them from interfering with the software-controlled sampling command signal SAMP and with the software-controlled trigger RQCNVRT.

REGISTER 30-11: CIFLTCON1: CAN FILTER CONTROL REGISTER 1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31.24	FLTEN7	MSEL.	7<1:0>		F	SEL7<4:0>				
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23.10	FLTEN6	MSEL	6<1:0>		FSEL6<4:0>					
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15.6	FLTEN5	MSEL5<1:0>		FSEL5<4:0>						
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0	FLTEN4	MSEL	4<1:0>	FSEL4<4:0>						

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 FLTEN7: Filter 7 Enable bit

1 = Filter is enabled

0 = Filter is disabled

bit 30-29 MSEL7<1:0>: Filter 7 Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

bit 28-24 FSEL7<4:0>: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

Ť

•

•

00001 = Message matching filter is stored in FIFO buffer 1

00000 = Message matching filter is stored in FIFO buffer 0

bit 23 FLTEN6: Filter 6 Enable bit

1 = Filter is enabled

0 = Filter is disabled

bit 22-21 MSEL6<1:0>: Filter 6 Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

bit 20-16 FSEL6<4:0>: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

•

_

00001 = Message matching filter is stored in FIFO buffer 1

00000 = Message matching filter is stored in FIFO buffer 0

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

REGISTER 31-9: ETHPMCS: ETHERNET CONTROLLER PATTERN MATCH CHECKSUM REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
21:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24	_	_	_	_	_	_	_	_			
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23.10	_	_	_	_	_	_	_	_			
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15.6	PMCS<15:8>										
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7.0				PMCS	S<7:0>						

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR $(1)^2$ = Bit is set $(0)^2$ = Bit is cleared $(0)^2$ = Bit is cleared $(0)^2$ = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-8 **PMCS<15:8>:** Pattern Match Checksum 1 bits bit 7-0 **PMCS<7:0>:** Pattern Match Checksum 0 bits

Note 1: This register is only used for RX operations.

2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the PMMODE bit (ETHRXFC<11:8>) = 0.

REGISTER 31-10: ETHPMO: ETHERNET CONTROLLER PATTERN MATCH OFFSET REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
13.6				PMO<	<15:8>			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0				PMO	<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 PMO<15:0>: Pattern Match Offset 1 bits

Note 1: This register is only used for RX operations.

2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the PMMODE bit (ETHRXFC<11:8>) = 0.

34.1 Control Registers

TABLE 34-1: HIGH/LOW-VOLTAGE DETECT REGISTER MAP

ess		θ.		Bits															
Virtual Addres (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
1000	HLVDCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1000	HLVDCON	15:0	ON	_	_	_	VDIR	BGVST	Ī	HLEVT	HLEVTOUTDIS	_	ı	_		HLVDL	<3:0>		0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The register in this table has corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

PIC32MZ Graphics (DA) Family

36.0 GRAPHICS LCD (GLCD) CONTROLLER

Note 1: This data sheet summarizes the features of the PIC32MZ Graphics (DA) Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 54. "Graphics LCD Controller" (DS60001379), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Graphics LCD (GLCD) Controller is designed to directly interface with display panels with up to 24-bit color depth.

The GLCD Controller transfers display data from a memory device and formats it for a display device. The memory may be internal RAM or DDR2.

The parallel interface at the pins will operate at standard 3.3V output, requires 28 pins for 24-bit color, and is shared by general purpose I/O functions.

Key features of the GLCD Controller include:

- Supports a 50 MHz Pixel Clock (dependent on DDR2 bandwidth)
- Up to 800x480 (WVGA) with Overlay and smaller with three Overlay layers. High resolution is possible with smaller displays.
- Color depths: 8, 16⁽¹⁾, 18, and 24 bits
- · Up to three design timing layers, each including:
 - Configurable Alpha blending
 - Configurable Stride and Pitch
- Input formats: RGBA8888, ARGB8888, RGB888, RGB565, RGBA5551, YUYV, RGB332, LUT8, and Gray-scale
- Output formats: RGB888, RGB666, BT.656
- · Dithering for 18-bit displays
- · High-quality YUV conversion
- Global color palette look-up table (CLUT) supporting 256 colors
- Global gamma correction, brightness and contrast support
- Programmable cursors supporting 16 colors
- Programmable polarity on HSYNC, VSYNC, DE, and PCLK
- · Integrated DMA to offload the CPU
- Programmable (level/edge) interrupt on HSYNC and VSYNC

Note 1: 16-bit color depth is supported through the GLCDMODE bit (CFGCON2<30>). When set, functions shared with GD0, GD1, GD2, GD8, GD9, GD16, GD17, GD18 are available for general purpose use.

A block diagram of the GLCD Controller interface is provided in Figure 36-1.

REGISTER 39-7: SDHCCON1: SDHC CONTROL REGISTER 1 (CONTINUED)

bit 5 **Unimplemented:** Read as '0'

bit 4-3 DMASEL<1:0>: DMA Select bits

11 = Reserved

10 = 32-bit address ADMA2 is selected

01 = Reserved

00 = Reserved

bit 2 **HSEN:** High-Speed Enable bit

1 = High-Speed mode is enabled

0 = Normal Speed mode is enabled

bit 1 DTXWIDTH: Data Transfer Width bit

1 = 4-bit mode

0 = 1-bit mode

bit 0 **Unimplemented:** Read as '0'

REGISTER 41-5: DEVCFG2/ADEVCFG2: DEVICE CONFIGURATION WORD 2 (CONTINUED)

```
bit 14-8 FPLLMULT<6:0>: System PLL Feedback Divider bits
         1111111 = Multiply by 128
         1111110 = Multiply by 127
         1111101 = Multiply by 126
         1111100 = Multiply by 125
         0000000 = Multiply by 1
bit 7
         FPLLICLK: System PLL Input Clock Select bit
         1 = FRC is selected as input to the System PLL
         0 = Posc is selected as input to the System PLL
bit 6-4
         FPLLRNG<2:0>: System PLL Divided Input Clock Frequency Range bits
         111 = Reserved
         110 = Reserved
         101 = 34-64 MHz
         100 = 21-42 MHz
         011 = 13-26 MHz
         010 = 8-16 MHz
         001 = 5-10 MHz
         000 = Bypass
bit 3
         Reserved: Write as '1'
bit 2-0
         FPLLIDIV<2:0>: PLL Input Divider bits
         111 = Divide by 8
         110 = Divide by 7
         101 = Divide by 6
         100 = Divide by 5
         011 = Divide by 4
         010 = Divide by 3
         001 = Divide by 2
         000 = Divide by 1
```

REGISTER 41-7: DEVCFG4/ADEVCFG4: DEVICE CONFIGURATION WORD 4

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	r-1	r-1	r-1	R/P	R/P	R/P	R/P	R/P
31:24	_	_	_		S	WDTPS<4:0>	•	
22:16	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
23:16	_	_	_	_	_	_	_	_
15:8	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
13.6		_	_	_	_	_	_	_
7:0	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
7:0		_	_		_	_	_	_

Legend: r = Reserved bit P = Programmable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-29 Reserved: Write as '1'

bit 29-24 SWDTPS<4:0>: Sleep Mode Watchdog Timer Postscale Select bits

10100 = 1:1048576

10011 = 1:524288

10010 = 1:262144

10001 = 1:131072

10000 = 1:65536

01111 = 1:32768

01110 = 1:16384 01101 = 1:8192

01100 = 1:4096

01011 = 1:2048

01010 = 1:1024 01001 = 1:512

01000 = 1:256

00111 = 1:128

00110 = 1:64

00101 = 1:32

00100 = 1:16

00011 = 1:8

00010 = 1:4

00001 = 1:2

00000 = 1:1

All other combinations not shown result in operation = 10100

bit 31-29 Reserved: Write as '1'


TABLE 44-48: TEMPERATURE SENSOR SPECIFICATIONS

AC CHA	RACTER	ISTICS	Standard Operating Conditions: $V_{DDIO} = 2.2V$ to 3.6V, $V_{DDCORE} = 1.7V$ to 1.9V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param. No.	Symbol	Symbol Characteristics Min. Typ. Max. Units Conditions							
TS10	VTS	Rate of Change	_	5	_	mV/°C	_		
TS11	TR	Resolution	-2		+2	°C	_		
TS12	IVTEMP	Voltage Range	0.5	_	1.5	V			
TS13	TMIN	Minimum Temperature	_	-40		°C	IVTEMP = 0.5V		
TS14	Тмах	Maximum Temperature	_	160		°C	IVTEMP = 1.5V		

Note 1: The temperature sensor is functional at VBORIOMIN < VDDIO < VDDIOMIN, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

288 Ball Low Profile Fine Pitch Ball Grid Array (4J) - 15x15x1.4 mm Body [LFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX		
Number of Terminals (Balls)	N		288			
Pitch	е		0.80 BSC			
Overall Height	Α	-	-	1.40		
Terminal (Ball) Height	A1	0.30	0.35	0.40		
Mold Cap Height	(A2)		0.70 REF			
Substrate Thickness	(A3)		0.26 REF			
Overall Length	D		15.00 BSC			
Overall Ball Pitch	D1		13.60 BSC			
Overall Width	Е		15.00 BSC			
Overall Ball Pitch	E1		13.60 BSC			
Ball Diameter	b	0.40	0.45	0.50		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-366B Sheet 2 of 2