




Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, IrDA, LINbus, PMP, SPI, SQT, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, HLVD, I ² S, POR, PWM, WDT
Number of I/O	120
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	640K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 45x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	288-LFBGA
Supplier Device Package	288-LFBGA (15x15)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1064dab288-i-4j

PIC32MZ Graphics (DA) Family

TABLE 1-13: EBI PINOUT I/O DESCRIPTIONS

Pin Name	Pin Number			Pin Type	Buffer Type	Description
	169-pin LFBGA	176-pin LQFP	288-pin LFBGA			
External Bus Interface						
EBIA0	H13	142	N17	O	—	External Bus Interface Address Bus
EBIA1	J11	136	R18	O	—	
EBIA2	C5	33	B9	O	—	
EBIA3	H11	135	R17	O	—	
EBIA4	J12	139	N15	O	—	
EBIA5	A11	174	B18	O	—	
EBIA6	F3	69	K3	O	—	
EBIA7	B12	173	E16	O	—	
EBIA8	N2	96	V9	O	—	
EBIA9	M2	95	T8	O	—	
EBIA10	K3	90	U7	O	—	
EBIA11	L1	91	V7	O	—	
EBIA12	J1	80	U5	O	—	
EBIA13	J2	81	N4	O	—	
EBIA14	G2	74	R6	O	—	
EBIA15	G3	75	T6	O	—	
EBIA16	K12	137	P16	O	—	
EBIA17	L13	134	R16	O	—	
EBIA18	H10	133	P15	O	—	
EBIA19	J10	132	R15	O	—	
EBIA20	M13	131	T18	O	—	
EBIA21	M12	130	T17	O	—	
EBIA22	E8	151	K17	O	—	
EBIA23	L2	92	V8	O	—	
EBID0	C4	40	B7	I/O	ST	External Bus Interface Data I/O Bus
EBID1	A4	40	D8	I/O	ST	
EBID2	N3	36	V10	I/O	ST	
EBID3	M3	99	T9	I/O	ST	
EBID4	B3	98	B6	I/O	ST	
EBID5	B7	43	A12	I/O	ST	
EBID6	F6	17	C11	I/O	ST	
EBID7	C7	23	B11	I/O	ST	
EBID8	K2	24	T7	I/O	ST	
EBID9	L3	89	U9	I/O	ST	
EBID10	A9	97	A15	I/O	ST	
EBID11	G10	10	N18	I/O	ST	
EBID12	A8	143	C13	I/O	ST	
EBID13	G12	14	M16	I/O	ST	
EBID14	L11	144	V17	I/O	ST	
EBID15	H1	127	U6	I/O	ST	

Legend: CMOS = CMOS-compatible input or output
ST = Schmitt Trigger input with CMOS levels
TTL = Transistor-transistor Logic input buffer

Analog = Analog input
O = Output
PPS = Peripheral Pin Select

P = Power
I = Input

PIC32MZ Graphics (DA) Family

TABLE 1-23: POWER, GROUND, AND VOLTAGE REFERENCE PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number			Pin Type	Buffer Type	Description
	169-pin LFBGA	176-pin LQFP	288-pin LFBGA			
VSS1V8	G4, H4, J4, K4, L4, L5	See Note 1	D3, F6, F7, F8, G6, G7, G8, G9, H9, J9, K9, L9, M6, M7, M8, M9, N6, N7, N8, N9, R4	P	—	Ground reference for DDR2 SDRAM memory.
Voltage Reference						
DDRREF	F4 (Note 3)	66 (Note 3)	J11	P	—	1.8V Voltage Reference to DDR2 SDRAM memory.
VREF+	C10	2	C15	I	Analog	Analog Voltage Reference (High) Input
VREF-	B11	1	A17	I	Analog	Analog Voltage Reference (Low) Input

Legend: CMOS = CMOS-compatible input or output Analog = Analog input P = Power
ST = Schmitt Trigger input with CMOS levels O = Output I = Input
TTL = Transistor-transistor Logic input buffer PPS = Peripheral Pin Select

- Note 1:** The metal plane at the bottom of the device is internally tied to VSS1V8 and must be connected to 1.8V ground externally.
2: This pin must be tied to Vss through a 20k Ω resistor in devices without DDR.
3: This pin is a No Connect in devices without DDR.

PIC32MZ Graphics (DA) Family

REGISTER 4-1: BFXSEQ3/ABFXSEQ3: BOOT FLASH 'x' SEQUENCE WORD 0 REGISTER ('x' = 1 AND 2)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P
	CSEQ<15:8>							
23:16	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P
	CSEQ<7:0>							
15:8	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P
	TSEQ<15:8>							
7:0	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P
	TSEQ<7:0>							

Legend:

R = Readable bit

-n = Value at POR

W = Writable bit

'1' = Bit is set

P = Programmable bit

U = Unimplemented bit, read as '0'

'0' = Bit is cleared

x = Bit is unknown

bit 31-16 **CSEQ<15:0>**: Boot Flash Complement Sequence Number bits

bit 15-0 **TSEQ<15:0>**: Boot Flash True Sequence Number bits

Note: The BFXSEQ0 through BFXSEQ2 and ABFXSEQ0 through ABFXSEQ2 registers are used for Quad Word programming operation when programming the BFXSEQ3/ABFXSEQ3 registers, and do not contain any valid information.

TABLE 7-3: INTERRUPT REGISTER MAP (CONTINUED)

Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	Bits															All Resets
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	
0630	OFF060	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000
		15:0	VOFF<15:1>															—
0634	OFF061	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000
		15:0	VOFF<15:1>															—
0638	OFF062	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000
		15:0	VOFF<15:1>															—
063C	OFF063	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000
		15:0	VOFF<15:1>															—
0640	OFF064	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000
		15:0	VOFF<15:1>															—
0644	OFF065	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000
		15:0	VOFF<15:1>															—
0648	OFF066	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000
		15:0	VOFF<15:1>															—
064C	OFF067	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000
		15:0	VOFF<15:1>															—
0650	OFF068	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000
		15:0	VOFF<15:1>															—
0654	OFF069	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000
		15:0	VOFF<15:1>															—
0658	OFF070	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000
		15:0	VOFF<15:1>															—
065C	OFF071	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000
		15:0	VOFF<15:1>															—
0660	OFF072	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000
		15:0	VOFF<15:1>															—
0664	OFF073	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000
		15:0	VOFF<15:1>															—
0668	OFF074	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000
		15:0	VOFF<15:1>															—
066C	OFF075	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000
		15:0	VOFF<15:1>															—
0670	OFF076	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000
		15:0	VOFF<15:1>															—
0674	OFF077	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000
		15:0	VOFF<15:1>															—
0678	OFF078	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000
		15:0	VOFF<15:1>															—

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- Note** 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.2 “CLR, SET, and INV Registers”** for more information.
- 2: This bit is only available on devices with a Crypto module.

PIC32MZ Graphics (DA) Family

9.0 PREFETCH MODULE

Note: This data sheet summarizes the features of the PIC32MZ Graphics (DA) Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 41. “Prefetch Module for Devices with L1 CPU Cache”** (DS60001183), which is available from the *Documentation > Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Prefetch module is a performance enhancing module that is included in PIC32MZ DA family devices. When running at high-clock rates, Wait states must be inserted into Program Flash Memory (PFM) read transactions to meet the access time of the PFM. Wait states can be hidden to the core by prefetching and storing instructions in a temporary holding area that the CPU can access quickly. Although the data path to the CPU is 32 bits wide, the data path to the PFM is 128 bits wide. This wide data path provides the same bandwidth to the CPU as a 32-bit path running at four times the frequency.

The Prefetch module holds a subset of PFM in temporary holding spaces known as lines. Each line contains a tag and data field. Normally, the lines hold a copy of what is currently in memory to make instructions or data available to the CPU without Flash Wait states.


9.1 Features

The Prefetch module includes the following key features:

- 4x16 byte fully-associative lines
- One line for CPU instructions
- One line for CPU data
- Two lines for peripheral data
- 16-byte parallel memory fetch
- Configurable predictive prefetch
- Error detection and correction

A simplified block diagram of the Prefetch module is shown in Figure 9-1.

FIGURE 9-1: PREFETCH MODULE BLOCK DIAGRAM




PIC32MZ Graphics (DA) Family

12.4.4 INPUT MAPPING

The inputs of the PPS options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The $[pin\ name]R$ registers, where $[pin\ name]$ refers to the peripheral pins listed in Table 12-1, are used to configure peripheral input mapping (see Register 12-1). Each register contains sets of 4 bit fields. Programming these bit fields with an appropriate value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field is shown in Table 12-1.

For example, Figure 12-2 illustrates the remappable pin selection for the U1RX input.

FIGURE 12-2: REMAPPABLE INPUT EXAMPLE FOR U1RX



15.1 Input Capture Control Registers

TABLE 15-2: INPUT CAPTURE 1 THROUGH INPUT CAPTURE 9 REGISTER MAP

Virtual Address (BF84_#)	Register Name	Bit Range	Bits																All Resets
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	
2000	IC1CON ⁽¹⁾	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	ON	—	SIDL	—	—	—	FEDGE	C32	ICTMR	ICI<1:0>		ICOV	ICBNE	ICM<2:0>			0000
2010	IC1BUF	31:16	IC1BUF<31:0>																XXXX
		15:0	IC1BUF<31:0>																XXXX
2200	IC2CON ⁽¹⁾	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	ON	—	SIDL	—	—	—	FEDGE	C32	ICTMR	ICI<1:0>		ICOV	ICBNE	ICM<2:0>			0000
2210	IC2BUF	31:16	IC2BUF<31:0>																XXXX
		15:0	IC2BUF<31:0>																XXXX
2400	IC3CON ⁽¹⁾	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	ON	—	SIDL	—	—	—	FEDGE	C32	ICTMR	ICI<1:0>		ICOV	ICBNE	ICM<2:0>			0000
2410	IC3BUF	31:16	IC3BUF<31:0>																XXXX
		15:0	IC3BUF<31:0>																XXXX
2600	IC4CON ⁽¹⁾	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	ON	—	SIDL	—	—	—	FEDGE	C32	ICTMR	ICI<1:0>		ICOV	ICBNE	ICM<2:0>			0000
2610	IC4BUF	31:16	IC4BUF<31:0>																XXXX
		15:0	IC4BUF<31:0>																XXXX
2800	IC5CON ⁽¹⁾	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	ON	—	SIDL	—	—	—	FEDGE	C32	ICTMR	ICI<1:0>		ICOV	ICBNE	ICM<2:0>			0000
2810	IC5BUF	31:16	IC5BUF<31:0>																XXXX
		15:0	IC5BUF<31:0>																XXXX
2A00	IC6CON ⁽¹⁾	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	ON	—	SIDL	—	—	—	FEDGE	C32	ICTMR	ICI<1:0>		ICOV	ICBNE	ICM<2:0>			0000
2A10	IC6BUF	31:16	IC6BUF<31:0>																XXXX
		15:0	IC6BUF<31:0>																XXXX
2C00	IC7CON ⁽¹⁾	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	ON	—	SIDL	—	—	—	FEDGE	C32	ICTMR	ICI<1:0>		ICOV	ICBNE	ICM<2:0>			0000
2C10	IC7BUF	31:16	IC7BUF<31:0>																XXXX
		15:0	IC7BUF<31:0>																XXXX
2E00	IC8CON ⁽¹⁾	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	ON	—	SIDL	—	—	—	FEDGE	C32	ICTMR	ICI<1:0>		ICOV	ICBNE	ICM<2:0>			0000
2E10	IC8BUF	31:16	IC8BUF<31:0>																XXXX
		15:0	IC8BUF<31:0>																XXXX
3000	IC9CON ⁽¹⁾	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	ON	—	SIDL	—	—	—	FEDGE	C32	ICTMR	ICI<1:0>		ICOV	ICBNE	ICM<2:0>			0000
3010	IC9BUF	31:16	IC9BUF<31:0>																XXXX
		15:0	IC9BUF<31:0>																XXXX

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See **Section 12.2 “CLR, SET, and INV Registers”** for more information.

PIC32MZ Graphics (DA) Family

NOTES:

18.1 Watchdog Timer Control Registers

TABLE 18-1: WATCHDOG TIMER REGISTER MAP

Virtual Address (BF80_#)	Register Name	Bit Range	Bits															All Resets
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0
0800	WDTCON ⁽¹⁾	31:16	WDTCLRKEY<15:0>															0000
		15:0	ON	—	—	RUNDIV<4:0>				—	—	SLPDIV<4:0>				WDTWINEN		xxxx

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

PIC32MZ Graphics (DA) Family

REGISTER 22-12: SQI1STAT1: SQI STATUS REGISTER 1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
23:16	U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
	—	—	TXBUFFFREE<5:0>					
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
7:0	U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
	—	—	RXBUFCNT<5:0>					

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-22 **Unimplemented:** Read as '0'

bit 21-16 **TXBUFFFREE<5:0>**: Transmit buffer Available Word Space bits

bit 15-6 **Unimplemented:** Read as '0'

bit 5-0 **RXBUFCNT<5:0>**: Number of words of read data in the buffer

PIC32MZ Graphics (DA) Family

REGISTER 29-1: ADCCON1: ADC CONTROL REGISTER 1 (CONTINUED)

bit 20-16 **STRGSRC<4:0>**: Scan Trigger Source Select bits

11111 = Reserved
11110 = Reserved
11101 = CTMU Event
11100 = Reserved
.
.
.
01110 = Reserved
01101 = CTMU Event
01100 = Comparator 2 (C2OUT) ⁽¹⁾
01011 = Comparator 1 (C1OUT) ⁽¹⁾
01010 = OCMP5 ⁽¹⁾
01001 = OCMP3 ⁽¹⁾
01000 = OCMP1 ⁽¹⁾
00111 = TMR5 match
00110 = TMR3 match
00101 = TMR1 match
00100 = INT0 External interrupt
00011 = Reserved
00010 = Global level software trigger (GLSWTRG)
00001 = Global software edge trigger (GSWTRG)
00000 = No Trigger

bit 15 **ON**: ADC Module Enable bit
1 = ADC module is enabled
0 = ADC module is disabled

Note: The ON bit should be set only after the ADC module has been configured.

bit 14 **Unimplemented**: Read as '0'

bit 13 **SIDL**: Stop in Idle Mode bit
1 = Discontinue module operation when device enters Idle mode
0 = Continue module operation in Idle mode

bit 12 **AICMPEN**: Analog Input Charge Pump Enable bit
1 = Analog input charge pump is enabled
0 = Analog input charge pump is disabled

Note 1: For proper analog operation at VDDIO less than 2.5V, the AICMPEN bit and the IOANCPEN (CFGCON<7>) bit must be set to '1'. These bits should not be set if VDDIO is greater than 2.5V.

2: ADC throughput rate performance is reduced as defined in the table below if the AICMPEN (ADCCON1<12>) bit and the IOANCPEN(CFGCON<7>) bit are set to '1'

bit 11 **CVDEN**: Capacitive Voltage Division Enable bit
1 = CVD operation is enabled
0 = CVD operation is disabled

Note 1: The rising edge of the module output signal triggers an ADC conversion. See Figure 16-1 in **16.0 “Output Compare”** and Figure 32-1 in **32.0 “Comparator”** for more information.

PIC32MZ Graphics (DA) Family

REGISTER 31-21: ETHFCSERR: ETHERNET CONTROLLER FRAME CHECK SEQUENCE ERROR STATISTICS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	FCSERRCNT<15:8>							
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	FCSERRCNT<7:0>							

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

bit 15-0 **FCSERRCNT<15:0>:** FCS Error Count bits

Increment count for frames received with FCS error and the frame length in bits is an integral multiple of 8 bits.

Note 1: This register is only used for RX operations.

2: This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.

3: It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should be only done for debug/test purposes.

PIC32MZ Graphics (DA) Family

REGISTER 31-27: EMAC1CLRT: ETHERNET CONTROLLER MAC COLLISION WINDOW/RETRY LIMIT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
15:8	U-0	U-0	R/W-1	R/W-1	R/W-0	R/W-1	R/W-1	R/W-1
	—	—	CWINDOW<5:0>					
7:0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1
	—	—	—	—	RETX<3:0>			

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-14 **Unimplemented:** Read as '0'

bit 13-8 **CWINDOW<5:0>:** Collision Window bits

This is a programmable field representing the slot time or collision window during which collisions occur in properly configured networks. Since the collision window starts at the beginning of transmission, the preamble and SFD is included. Its default of 0x37 (55d) corresponds to the count of frame bytes at the end of the window.

bit 7-4 **Unimplemented:** Read as '0'

bit 3-0 **RETX<3:0>:** Retransmission Maximum bits

This is a programmable field specifying the number of retransmission attempts following a collision before aborting the packet due to excessive collisions. The Standard specifies the maximum number of attempts (attemptLimit) to be 0xF (15d). Its default is '0xF'.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

PIC32MZ Graphics (DA) Family

REGISTER 38-7: DDRMEMCFG1: DDR MEMORY CONFIGURATION REGISTER 1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
15:8	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—	—	RWADDRMSK<12:8>				
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	RWADDRMSK<7:0>							

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-13 **Unimplemented:** Read as '0'

bit 12-0 **RWADDRMSK<12:0>:** Row Address Mask bits

These bits, which are used in conjunction with the RWADDR<4:0> bits (DDRMEMCFG0<4:0>), specify which bits of user address space are used to derive the row address for the DDR memory.

PIC32MZ Graphics (DA) Family

REGISTER 38-22: DDRCMD1x: DDR HOST COMMAND 1 REGISTER 'x' ('x' = 0 THROUGH 15)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	MDALCMD<7:0>							
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	WENCMD2	CASCMD2	RASCMD2	CSCMD2<7:3>				
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	CSCMD2<2:0>			CLKENCMD2	WENCMD1	CASCMD1	RASCMD1	CSCMD1<7>
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	CSCMD1<6:0>							CLKENCMD1

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-24 **MDALCMD<7:0>**: Mode Address Low Command bits

These bits specify the value to be driven on the SDRAM address bits 7 through 0 when issuing the command.

bit 23 **WENCMD2**: Write Enable Command 2 bit

This bit specifies the value to be driven on WE_N on the second and subsequent cycles of issuing the command.

bit 22 **CASCMD2**: Column Address Strobe Command 2 bit

This bit specifies the value to be driven on CAS_N on the second and subsequent cycles of issuing the command.

bit 21 **RASCMD2**: Row Address Strobe Command 2 bit

This bit specifies the value to be driven on RAS_N on the second and subsequent cycles of issuing the command.

bit 20-13 **CSCMD2<7:0>**: Chip Select Command 2 bits

These bits specify the value to be driven on the CS_N signals (maximum of 8) on the second and subsequent cycles of issuing the command.

bit 12 **CLKENCMD2**: Clock Enable Command 2 bit

This bit specifies the value to be driven on CKE on the second and subsequent cycles of issuing the command.

bit 11 **WENCMD1**: Write Enable Command 1 bit

This bit specifies the value to be driven on the WE_N on the first cycle of issuing the command.

bit 10 **CASCMD1**: Column Address Strobe Command 1 bit

This bit specifies the value to be driven on the CAS_N on the first cycle of issuing the command.

bit 9 **RASCMD1**: Row Address Strobe Command 1 bit

This bit specifies the value to be driven on the RAS_N on the first cycle of issuing the command.

bit 8-1 **CSCMD1<7:0>**: Chip Select Command 1 bit

These bits specify the value to be driven on the CS_N signals (maximum of 8) on the first cycle of issuing the command.

bit 0 **CLKENCMD1**: Clock Enable Command 1 bit

This bit specifies the value to be driven on CKE on the first cycle of issuing the command.

TABLE 40-1: POWER-SAVING MODES REGISTER SUMMARY

Virtual Address (BF8C_#)	Register Name ⁽²⁾	Bit Range	Bits																All Resets ⁽¹⁾
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	
026C	DSGPR12	31:16	Deep Sleep Persistent General Purpose bits <31:16>																0000
		15:0	Deep Sleep Persistent General Purpose bits <15:0>																0000
0270	DSGPR13	31:16	Deep Sleep Persistent General Purpose bits <31:16>																0000
		15:0	Deep Sleep Persistent General Purpose bits <15:0>																0000
0274	DSGPR14	31:16	Deep Sleep Persistent General Purpose bits <31:16>																0000
		15:0	Deep Sleep Persistent General Purpose bits <15:0>																0000
0278	DSGPR15	31:16	Deep Sleep Persistent General Purpose bits <31:16>																0000
		15:0	Deep Sleep Persistent General Purpose bits <15:0>																0000
027C	DSGPR16	31:16	Deep Sleep Persistent General Purpose bits <31:16>																0000
		15:0	Deep Sleep Persistent General Purpose bits <15:0>																0000
0280	DSGPR17	31:16	Deep Sleep Persistent General Purpose bits <31:16>																0000
		15:0	Deep Sleep Persistent General Purpose bits <15:0>																0000
0284	DSGPR18	31:16	Deep Sleep Persistent General Purpose bits <31:16>																0000
		15:0	Deep Sleep Persistent General Purpose bits <15:0>																0000
0288	DSGPR19	31:16	Deep Sleep Persistent General Purpose bits <31:16>																0000
		15:0	Deep Sleep Persistent General Purpose bits <15:0>																0000
028C	DSGPR20	31:16	Deep Sleep Persistent General Purpose bits <31:16>																0000
		15:0	Deep Sleep Persistent General Purpose bits <15:0>																0000
0290	DSGPR21	31:16	Deep Sleep Persistent General Purpose bits <31:16>																0000
		15:0	Deep Sleep Persistent General Purpose bits <15:0>																0000
0294	DSGPR22	31:16	Deep Sleep Persistent General Purpose bits <31:16>																0000
		15:0	Deep Sleep Persistent General Purpose bits <15:0>																0000
0298	DSGPR23	31:16	Deep Sleep Persistent General Purpose bits <31:16>																0000
		15:0	Deep Sleep Persistent General Purpose bits <15:0>																0000
029C	DSGPR24	31:16	Deep Sleep Persistent General Purpose bits <31:16>																0000
		15:0	Deep Sleep Persistent General Purpose bits <15:0>																0000
02A0	DSGPR25	31:16	Deep Sleep Persistent General Purpose bits <31:16>																0000
		15:0	Deep Sleep Persistent General Purpose bits <15:0>																0000
02A4	DSGPR26	31:16	Deep Sleep Persistent General Purpose bits <31:16>																0000
		15:0	Deep Sleep Persistent General Purpose bits <15:0>																0000

Legend: — = unimplemented, read as '0'.

Note 1: The DSGPR0 register is persistent in all device modes of operation.

Note 2: The Deep Sleep Control registers can only be accessed after the system unlock sequence has been performed. In addition, these registers must be written twice.

PIC32MZ Graphics (DA) Family

REGISTER 41-5: DEVCFG2/ADEVCFG2: DEVICE CONFIGURATION WORD 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	r-1 —	R/P UPLLFSEL	r-1 —	R/P FDSEN	R/P DSWDTEN	R/P DSWDTOSC	R/P DSWDTPS<4:3>	R/P
23:16	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P
	DSWDTPS<2:0>			DSBORN	VBATBORN	FPLLODIV<2:0>		
15:8	r-1 —	R/P	R/P	R/P	R/P	R/P	R/P	R/P
	FPLLMULT<6:0>							
7:0	R/P	R/P	R/P	R/P	r-1	R/P	R/P	R/P
	FPLLICK	FPLL RNG<2:0>			—	FPLLIDIV<2:0>		

Legend:

R = Readable bit

-n = Value at POR

r = Reserved bit

W = Writable bit

'1' = Bit is set

P = Programmable bit

U = Unimplemented bit, read as '0'

'0' = Bit is cleared

x = Bit is unknown

bit 31 **Reserved:** Write as '1'

bit 30 **UPLLFSEL:** USB PLL Input Frequency Select bit

1 = UPLL input clock is 24 MHz

0 = UPLL input clock is 12 MHz

bit 29 **Reserved:** Write as '1'

bit 28 **FDSEN:** Deep Sleep Enable bit

1 = Deep Sleep mode is entered on a WAIT instruction

0 = Sleep mode is entered on a WAIT instruction

bit 27 **DSWDTEN:** Deep Sleep Watchdog Timer Enable bit

1 = Enable the Deep Sleep Watchdog Timer (DSWDT) during Deep Sleep mode

0 = Disable the DSWDT during Deep Sleep mode

bit 26 **DSWDTOSC:** Deep Sleep Watchdog Timer Reference Clock Select bit

1 = Select the LPRC Oscillator as the DSWDT reference clock

0 = Select the Secondary Oscillator as the DSWDT reference clock

PIC32MZ Graphics (DA) Family

REGISTER 41-11: CFGEBIC: EXTERNAL BUS INTERFACE CONTROL PIN CONFIGURATION REGISTER (CONTINUED)

- bit 12 **EBIOEEN:** $\overline{\text{EBIOE}}$ Pin Enable bit
1 = $\overline{\text{EBIOE}}$ pin is enabled for use by the EBI module
0 = $\overline{\text{EBIOE}}$ pin is available for general use
- bit 11-10 **Unimplemented:** Read as '0'
- bit 9 **EBIBSEN1:** $\overline{\text{EBIBS1}}$ Pin Enable bit
1 = $\overline{\text{EBIBS1}}$ pin is enabled for use by the EBI module
0 = $\overline{\text{EBIBS1}}$ pin is available for general use
- bit 8 **EBIBSEN0:** $\overline{\text{EBIBS0}}$ Pin Enable bit
1 = $\overline{\text{EBIBS0}}$ pin is enabled for use by the EBI module
0 = $\overline{\text{EBIBS0}}$ pin is available for general use
- bit 7 **EBICSEN3:** $\overline{\text{EBICS3}}$ Pin Enable bit
1 = $\overline{\text{EBICS3}}$ pin is enabled for use by the EBI module
0 = $\overline{\text{EBICS3}}$ pin is available for general use
- bit 6 **EBICSEN2:** $\overline{\text{EBICS2}}$ Pin Enable bit
1 = $\overline{\text{EBICS2}}$ pin is enabled for use by the EBI module
0 = $\overline{\text{EBICS2}}$ pin is available for general use
- bit 5 **EBICSEN1:** $\overline{\text{EBICS1}}$ Pin Enable bit
1 = $\overline{\text{EBICS1}}$ pin is enabled for use by the EBI module
0 = $\overline{\text{EBICS1}}$ pin is available for general use
- bit 4 **EBICSEN0:** $\overline{\text{EBICS0}}$ Pin Enable bit
1 = $\overline{\text{EBICS0}}$ pin is enabled for use by the EBI module
0 = $\overline{\text{EBICS0}}$ pin is available for general use
- bit 3-2 **Unimplemented:** Read as '0'
- bit 1 **EBIDEN1:** EBI Data Upper Byte Pin Enable bit
1 = EBID<15:8> pins are enabled for use by the EBI module
0 = EBID<15:8> pins have reverted to general use
- bit 0 **EBIDEN01:** EBI Data Upper Byte Pin Enable bit
1 = EBID<7:0> pins are enabled for use by the EBI module
0 = EBID<7:0> pins have reverted to general use

Note: When EBIMD = 1, the bits in this register are ignored and the pins are available for general use.

PIC32MZ Graphics (DA) Family

TABLE 44-13: DDR2 SDRAM CONTROLLER I/O SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: $V_{DDIO} = 2.2V$ to $3.6V$, $V_{DDCORE} = 1.7V$ to $1.9V$ (unless otherwise stated) Operating temperature $-40^{\circ}C \leq T_A \leq +85^{\circ}C$ for Industrial				
Param. No.	Symbol	Characteristics	Min.	Typ.	Max.	Units	Conditions
DDR1	VOH	Output High Voltage	$V_{DDR1V8} - 0.28$	—	—	V	—
DDR2	VOL	Output Low Voltage	—	—	0.28	V	—
DDR5	VIH	Input High Voltage	$DDR_{VREF} + 0.125$	—	$V_{DDR1V8} + 0.3$	—	—
DDR6	VIL	Input Low Voltage	0.3	—	$DDR_{VREF} - 0.125$	—	—

Note 1: These parameters are characterized but not tested.

TABLE 44-14: SD HOST CONTROLLER I/O SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: $V_{DDIO} = 2.2V$ to $3.6V$, $V_{DDCORE} = 1.7V$ to $1.9V$ (unless otherwise stated) Operating temperature $-40^{\circ}C \leq T_A \leq +85^{\circ}C$ for Industrial				
Param. No.	Symbol	Characteristic	Min.	Typ.	Max.	Units	Conditions
SD10	VOH	Output High Voltage	2.4	—	—	V	$I_{OH} \geq 20\text{ mA}$, $V_{DDIO} = 3.3V$
SD11	VOL	Output Low Voltage	—	—	0.4	V	$I_{OL} \leq 20\text{ mA}$, $V_{DDIO} = 3.3V$
SD12	VIH	Input High Voltage	$0.65 \cdot V_{DDIO}$	—	V_{DDIO}	V	—
SD13	VIL	Input Low Voltage	VSS	—	$0.2 \cdot V_{DDIO}$	V	—

PIC32MZ Graphics (DA) Family

Revision F (January 2018)

This revision includes the following major changes, which are referenced by their respective chapter in Table A-5.

In addition, minor updates to text and formatting were incorporated throughout the document.

TABLE A-5: MAJOR SECTION UPDATES

Section Name	Update Description
1.0 “Device Overview”	The PIC32MZ DA Family Block Diagram was updated (see Figure 1-1). The 176-pin LQFP pin number for SDA3 in the I1C1 through I2C5 Pinout I/O Descriptions was updated (see Table 1-10). The 169-pin LFBGA pin numbers for EBIOE and EBIWE in the EBI Pinout I/O Descriptions were updated (see Table 1-13).
2.0 “Guidelines for Getting Started with 32-bit Microcontrollers”	The following sections were added: • 2.7.1 “Crystal Oscillator Design Consideration” • 2.9 “Considerations When Interfacing to Remotely Powered Circuits”
4.0 “Memory Organization”	The PIC32MZ DA Family Memory Map was updated (see Figure 4-1).
10.0 “Direct Memory Access (DMA) Controller”	CRCTYP bit number references in the DMA CRC Control Register were updated (see Register 10-4, Register 10-5, and Register 10-6).
36.0 “Graphics LCD (GLCD) Controller”	The key features for the module were updated.
37.0 “2-D Graphics Processing Unit (GPU)”	The key features for the module were updated. The GPURESET bit reference in Note 2 was updated.
38.0 “DDR2 SDRAM Controller”	The definition when SCLLBPASS is set to ‘0’ was updated and the SCLPHCAL bit was added (see Register 38-24). The following registers were added: • Register 38-31: “DDRPHYCLKDLY: DDR Clock Delta Delay Register” • Register 38-32: “DDRADLLBYP: DDR ANALOG DLL BYPASS Register” • Register 38-33: “DDRSCLCFG2: DDR SCL Configuration Register 2” • Register 38-34: “DDRPHYSLADR: DDR PHY SCL Address Register”
41.0 “Special Features”	The Device Configuration Word 0 registers, DEVCFG0/ADEVCFG0, was extensively updated (see Register 41-3). The bit value definitions for the FCKSM<1:0> bits and the POSCMOD<1:0> bits in the Device Configuration Word 1 registers, DEVCFG1/ADEVCFG1, were updated (see Register 41-4).
44.0 “Electrical Characteristics”	Parameter DO50 (Cosco) was removed from the Capacitive Loading Requirements on Output Pins (see Table 44-22).