

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

シメテリ

Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, IrDA, LINbus, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, HLVD, I ² S, POR, PWM, WDT
Number of I/O	120
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	•
RAM Size	640K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 45x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	288-LFBGA
Supplier Device Package	288-LFBGA (15x15)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1064dab288-i-4j

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		Pin Numbe	r			
Pin Name	169-pin	176-pin	288-pin	Pin Type	Buffer Type	Description
-	LI BGA	LQII	LIBGA	Ev	rternal Rus	Interface
FBIA0	LI12	140	N117	0		External Bus Interface Address Bus
EBIA1	113	142		0		
	J11 05	130		0		
EBIA3	05	33	B9	0		
EBIAA	H11	135	R17	0		
	J12	139	N15	0		
EBIAG	A11	174	B18	0		
	F3	69	K3	0		
	B12	173	E16	0		
	N2	96	V9 To	0		
	M2	95	18	0		
	K3	90	07	0		
	L1	91	V7	0		
	J1	80	U5	0		
	J2	81	N4	0		
	G2	74	R6	0		
	G3	75	T6	0		
	K12	137	P16	0		
	L13	134	R16	0		
	H10	133	P15	0		
EBIA19	J10	132	R15	0		
	M13	131	T18	0		
	M12	130	T17	0		
	E8	151	K17	0		
EBIAZS	L2	92	V8	0		Esternel Rue Interface Data I/O Rue
EBIDU	C4	40	B7	1/0	51	
	A4	40	D8	1/0	51 97	
	N3	36	V10	1/0	от Ст	
	M3	99	19	1/0	51 0T	
	B3	98	B6	1/0	51 0T	
	B7	43	A12	1/0	51 0T	
	F6	17	C11	1/0	51 0T	
	C7	23	B11	1/0	51	
	K2	24	Τ7	1/0	51	
EBID9	L3	89	U9	1/0	51	
	A9	97	A15	1/0	SI	
	G10	10	N18	1/0	51	
EBID12	A8	143	C13	1/0	ST	
EBID13	G12	14	M16	1/0	ST	
EBID14	L11	144	V17	1/0	ST	
EBID15	H1	127	U6	I/O	ST	
Legend:	CMOS = (CMOS-com	patible inpu	t or output	A	nalog = Analog input P = Power

TABLE 1-13: EBI PINOUT I/O DESCRIPTIONS

ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer

O = Output PPS = Peripheral Pin Select I = Input

Pin Name		Pin Numbe	r	Pin	Buffer Description					
	169-pin LFBGA	176-pin LQFP	288-pin LFBGA	Туре	Туре					
VSS1V8	G4, H4, J4, K4, L4, L5	See Note 1	D3, F6, F7, F8, G6, G7, G8, G9, H9, J9, K9, L9, M6, M7, M8, M9, N6, N7, N8, N9, R4	Ρ	_	Ground reference for DDR2 SDRAM memory.				
				Vol	tage Refere	ence				
DDRVREF	F4 (Note 3)	66 (Note 3)	J11	Р	_	1.8V Voltage Reference to DDR2 SDRAM memory.				
VREF+	C10	2	C15	I	Analog	Analog Voltage Reference (High) Input				
VREF-	B11	1	A17	I	Analog	Analog Voltage Reference (Low) Input				
Legend: CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer					Anal O = PPS	Analog = Analog input P = Power O = Output I = Input PPS = Peripheral Pin Select				

TABLE 1-23: POWER, GROUND, AND VOLTAGE REFERENCE PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: The metal plane at the bottom of the device is internally tied to VSS1V8 and must be connected to 1.8V ground externally.

2: This pin must be tied to Vss through a 20k Ω resistor in devices without DDR.

3: This pin is a No Connect in devices without DDR.

REGISTER 4-1: BFxSEQ3/ABFxSEQ3: BOOT FLASH 'x' SEQUENCE WORD 0 REGISTER ('x' = 1 AND 2)

	(-		/									
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.24	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P				
31:24	CSEQ<15:8>											
00.40	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P				
23:10	16 CSEQ<7:0>											
45.0	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P				
15:8	TSEQ<15:8>											
7.0	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P				
7:0	TSEQ<7:0>											

Legend:		P = Programmable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 **CSEQ<15:0>:** Boot Flash Complement Sequence Number bits

bit 15-0 TSEQ<15:0>: Boot Flash True Sequence Number bits

Note: The BFxSEQ0 through BFxSEQ2 and ABFxSEQ0 through ABFxSEQ2 registers are used for Quad Word programming operation when programming the BFxSEQ3/ABFxSEQ3 registers, and do not contain any valid information.

TABLE 7-3: INTERRUPT REGISTER MAP (CONTINUED)

Solution	ess		c)									Bits								s
0630 0F060 31:16 - <t< th=""><th>Virtual Addr (BF81_#)</th><th>Register Name⁽¹⁾</th><th>Bit Range</th><th>31/15</th><th>30/14</th><th>29/13</th><th>28/12</th><th>27/11</th><th>26/10</th><th>25/9</th><th>24/8</th><th>23/7</th><th>22/6</th><th>21/5</th><th>20/4</th><th>19/3</th><th>18/2</th><th>17/1</th><th>16/0</th><th>All Reset</th></t<>	Virtual Addr (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
1500 VOFF45:1> 0633 0FF06 31:16 - - - - - - - - - - - - VOFF45:1> 0633 0FF06 31:16 - <t< td=""><td>0630</td><td>OFF060</td><td>31:16</td><td>_</td><td>—</td><td>-</td><td>_</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>-</td><td>—</td><td>_</td><td>_</td><td>—</td><td>VOFF<</td><td>17:16></td><td>0000</td></t<>	0630	OFF060	31:16	_	—	-	_	—	—	—	—	—	-	—	_	_	—	VOFF<	17:16>	0000
0634 0F061 31.16 - <t< td=""><td>0000</td><td>011000</td><td>15:0</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>VOFF<1</td><td>5:1></td><td></td><td></td><td></td><td></td><td></td><td></td><td>_</td><td>0000</td></t<>	0000	011000	15:0								VOFF<1	5:1>							_	0000
150 00Fe102 31:16 - <	0634	OFF061	31:16	_	_	—	—	—	—	—	—	_	—	—		—	—	VOFF<	17:16>	0000
0638 0F602 31.16 - - - - - - - - 0 - 000000000000000000000000000000000000			15:0								VOFF<1	5:1>						VOFF	-	0000
13:0 VOPENS IP 0630 OFF603 31:16 - <td>0638</td> <td>OFF062</td> <td>31:16</td> <td>—</td> <td>—</td> <td>—</td> <td></td> <td>—</td> <td>—</td> <td>—</td> <td></td> <td>— E:1></td> <td>—</td> <td>—</td> <td></td> <td></td> <td>—</td> <td>VOFF<</td> <td>17:16></td> <td>0000</td>	0638	OFF062	31:16	—	—	—		—	—	—		— E:1>	—	—			—	VOFF<	17:16>	0000
063C 0FF063 15.0 0FF064 15.0 0FF07			31.16	_	_	_		_	_	_		5.12	_	_		_	_	VOFE	17:16>	0000
0640 0FF664 31:16 - - - - - - - - - VOFF17: 0644 0FF665 31:16 - <t< td=""><td>063C</td><td>OFF063</td><td>15.0</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>VOFE<1</td><td>5.1></td><td></td><td></td><td></td><td></td><td></td><td>10113</td><td></td><td>0000</td></t<>	063C	OFF063	15.0								VOFE<1	5.1>						10113		0000
0640 0FF064 15.0 VOFF<15:1> VOFF<15:1> 0644 0FF065 31:16 -			31:16	_	_	_		_	_	_	_	_	_	_			_	VOFF<	17:16>	0000
0644 0Fr065 31:16	0640	OFF064	15:0								VOFF<1	5:1>							_	0000
1044 OFF06 15.0 VOFF VOFF State VOFF	0644		31:16	_	_	_	—	_	—	_	—	—	_	_	_	—	—	VOFF<	17:16>	0000
0648 0FF06 31:16 -	0044	06600	15:0								VOFF<1	5:1>							_	0000
01000 01000 01000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 0000000 0000000 000000000 0000000 00000000000 </td <td>0648</td> <td>OFF066</td> <td>31:16</td> <td>_</td> <td>—</td> <td>—</td> <td>_</td> <td>_</td> <td>—</td> <td>_</td> <td></td> <td></td> <td>_</td> <td>_</td> <td>—</td> <td>_</td> <td>_</td> <td>VOFF<</td> <td>17:16></td> <td>0000</td>	0648	OFF066	31:16	_	—	—	_	_	—	_			_	_	—	_	_	VOFF<	17:16>	0000
064C 0FF06 31:16 -	00.0	0	15:0								VOFF<1	5:1>		1				I	—	0000
15:0 VOFF<15:1> VOFF<15:1> 0650 OFF068 31:16 - - - - - - - VOFF<15:1> 0654 OFF069 31:16 - - - - - - - - VOFF<15:1> 0658 OFF070 31:16 - - - - - - - - - VOFF<15:1> 0656 OFF070 31:16 - - - - - - - - - - VOFF<17:1	064C	OFF067	31:16	_	_	—	—	—	—	—	—	—	—	—	_	—	—	VOFF<	17:16>	0000
0650 0F608 31:16 - <t< td=""><td></td><td></td><td>15:0</td><td></td><td>1</td><td></td><td></td><td></td><td>1</td><td></td><td>VOFF<1</td><td>5:1></td><td></td><td></td><td></td><td></td><td></td><td>VOFF</td><td></td><td>0000</td></t<>			15:0		1				1		VOFF<1	5:1>						VOFF		0000
13.0 0F700 10.0 0F700 10.0 0F700 10.0 00F715:1> 00F715:1> 00F715:1> 00F715:1> 00F715:1> 00F710 00F710 <td>0650</td> <td>OFF068</td> <td>31:16</td> <td>_</td> <td>_</td> <td>—</td> <td>—</td> <td>_</td> <td>—</td> <td>_</td> <td></td> <td></td> <td>—</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>VOFF<</td> <td>17:16></td> <td>0000</td>	0650	OFF068	31:16	_	_	—	—	_	—	_			—	_	_	_	_	VOFF<	17:16>	0000
0654 0FF069 31.16			15:0								VUFF	o:⊺> 						VOEE	17:16>	0000
1000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 100000 10000 10000 <th< td=""><td>0654</td><td>OFF069</td><td>15.0</td><td></td><td>_</td><td></td><td></td><td></td><td></td><td></td><td>VOFF<1</td><td>5:1></td><td>_</td><td>_</td><td></td><td></td><td></td><td>VOITS</td><td></td><td>0000</td></th<>	0654	OFF069	15.0		_						VOFF<1	5:1>	_	_				VOITS		0000
0658 OFF070 15.0 VOFF			31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
OBSC OFF01 31:16 - </td <td>0658</td> <td>OFF070</td> <td>15:0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>VOFF<1</td> <td>5:1></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>_</td> <td>0000</td>	0658	OFF070	15:0								VOFF<1	5:1>							_	0000
Uesc OFF071 15:0 VOFF VOFF <td></td> <td>0</td> <td>31:16</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>—</td> <td>_</td> <td></td> <td>—</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td></td> <td>VOFF<</td> <td>17:16></td> <td>0000</td>		0	31:16	_	_	_	_	_	—	_		—	_	_	_	_		VOFF<	17:16>	0000
Offor 31:16 - - - - - - - - VOFF<17:************************************	0650	OFF071	15:0		•				•		VOFF<1	5:1>	•	•					_	0000
0000 011012 15:0 VOFF	0660		31:16	—				_	—	_	—	_	—	—			_	VOFF<	17:16>	0000
0664 OFF073 31:16 - - - - - - VOFF<17:' 0668 OFF074 31:16 - - - - - - - - VOFF<17:'	0000	011072	15:0		-				-		VOFF<1	5:1>		-					_	0000
Initial Initial VOFF<15:1> 0668 OFF074 31:16 - - - - VOFF<17:10	0664	OFF073	31:16	_	—	-	—		—	_		—	—	—	—	—		VOFF<	17:16>	0000
0668 OFF074 31:16			15:0								VOFF<1	5:1>						1/055	-	0000
Office Office <td>0668</td> <td>OFF074</td> <td>31:16</td> <td>—</td> <td>—</td> <td>—</td> <td></td> <td>—</td> <td>—</td> <td>—</td> <td></td> <td>—</td> <td>—</td> <td>—</td> <td></td> <td></td> <td>—</td> <td>VOFF<</td> <td>17:16></td> <td>0000</td>	0668	OFF074	31:16	—	—	—		—	—	—		—	—	—			—	VOFF<	17:16>	0000
066C OFF075 51.16			15:0								VOFF<1	5:12						VOEE	17:16>	0000
	066C	OFF075	15.0	_		_	_	_	_	_	VOFE<1	5.1>	_	_	_	_	_	VOFF<	17.10-	0000
			31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0670 OFF076 15:0 VOFF<15:1>	0670	OFF076	15:0								VOFF<1	5:1>							_	0000
071 0FF97 31:16 VOFF<17:	0074	055077	31:16	_	—	—	_	_	—	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
VOFF<15:1>	0674	UFF0/7	15:0								VOFF<1	5:1>							_	0000
0678 OFF078 31:16 VOFF<17:	0678		31:16			_	_		_	_								VOFF<	17:16>	0000
VOFF<15:1>	0070	011070	15:0								VOFF<1	5:1>							_	0000

All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information. Note 1:

This bit is only available on devices with a Crypto module. 2:

9.0 PREFETCH MODULE

Note: This data sheet summarizes the features of the PIC32MZ Graphics (DA) Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 41. "Prefetch Module for Devices with L1 CPU Cache" (DS60001183), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Prefetch module is a performance enhancing module that is included in PIC32MZ DA family devices. When running at high-clock rates, Wait states must be inserted into Program Flash Memory (PFM) read transactions to meet the access time of the PFM. Wait states can be hidden to the core by prefetching and storing instructions in a temporary holding area that the CPU can access quickly. Although the data path to the CPU is 32 bits wide, the data path to the PFM is 128 bits wide. This wide data path provides the same bandwidth to the CPU as a 32-bit path running at four times the frequency.

The Prefetch module holds a subset of PFM in temporary holding spaces known as lines. Each line contains a tag and data field. Normally, the lines hold a copy of what is currently in memory to make instructions or data available to the CPU without Flash Wait states.

9.1 Features

The Prefetch module includes the following key features:

- 4x16 byte fully-associative lines
- One line for CPU instructions
- One line for CPU data
- Two lines for peripheral data
- 16-byte parallel memory fetch
- Configurable predictive prefetch
- · Error detection and correction

A simplified block diagram of the Prefetch module is shown in Figure 9-1.



FIGURE 9-1: PREFETCH MODULE BLOCK DIAGRAM

12.4.4 INPUT MAPPING

The inputs of the PPS options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The [*pin name*]R registers, where [*pin name*] refers to the peripheral pins listed in Table 12-1, are used to configure peripheral input mapping (see Register 12-1). Each register contains sets of 4 bit fields. Programming these bit fields with an appropriate value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field is shown in Table 12-1.

For example, Figure 12-2 illustrates the remappable pin selection for the U1RX input.



15.1 Input Capture Control Registers

TABLE 15-2: INPUT CAPTURE 1 THROUGH INPUT CAPTURE 9 REGISTER MAP

sse										Bi	ts								
Virtual Addre (BF84_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000		31:16	_	_	—	_	_	_	—	_	—	—	_	_	—	—	_		0000
2000	IC1CON ⁽¹⁾	15:0	ON	_	SIDL	_			FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2010		31:16									<31.05			•					xxxx
2010		15:0									<01.02								xxxx
2200	IC2CON ⁽¹⁾	31:16	_	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	ON	—	SIDL	—	_		FEDGE	C32	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
2210	IC2BUF	31:16								IC2BUF	<31:0>								XXXX
-		15.0								_						_			XXXX
2400	IC3CON ⁽¹⁾	15.0			SIDI				FEDGE	 C32			1.0>				ICM<2:0>		0000
		31:16			OIDE				TEDOL	002	IOTMIX	101	1.04	1001	IODINE		10101-2.04		xxxx
2410	IC3BUF	15:0								IC3BUF	<31:0>								XXXX
0000	10400N(1)	31:16	_		_	—	_	—	_			_	_	_		_	_	_	0000
2600	IC4CON.	15:0	ON	—	SIDL	—	_	—	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2610		31:16		IC4BUE<31:0>															
2010	104001	15:0																	
2800	IC5CON ⁽¹⁾	31:16	_	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	ON	—	SIDL	—	_		FEDGE	C32	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
2810	IC5BUF	31:16								IC5BUF	<31:0>								XXXX
-		15.0																	XXXX
2A00	IC6CON ⁽¹⁾	15.0		_					 FEDGE	 C32	ICTMR		1.0>		ICBNE		ICM<2:0>	_	0000
		31:16	011		OIDE				TEDOL	002	1011111	101	1.0	1001	IODITE		10111-2.0		XXXX
2A10	IC6BUF	15:0								IC6BUF	<31:0>								xxxx
2000	10700N(1)	31:16	_	—	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2000		15:0	ON	_	SIDL	_	_		FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2C10	IC7BUE	31:16								IC7BUE	<31.0>								XXXX
2010	101201	15:0									.01.0			-					xxxx
2E00	IC8CON ⁽¹⁾	31:16	_	—	-	_	—	—	—	—	-	—		—	-	_	—		0000
		15:0	ON	—	SIDL	—	_	—	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2E10	IC8BUF	31:16								IC8BUF	<31:0>								XXXX
		31.16		_			_			_	_			_	_	_			0000
3000	IC9CON ⁽¹⁾	15.0	ON	_	SIDI	_	_	_	FEDGE	C32	ICTMR		1.0>	ICOV	ICBNF	_	ICM<2:0>		0000
<u> </u>		31:16	0.1						1.5005	002		1011		1001	JOBILE				XXXX
3010	IC9BUF	15:0								IC9BUF	<31:0>								xxxx
Legen	d: x=u	unknowr	n value on l	Reset; — =	unimpleme	ented, read a	as '0'. Rese	t values are	e shown in h	exadecima	ıl.								

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more Note 1: information.

PIC32MZ Graphics (DA) Family

NOTES:

18.1 Watchdog Timer Control Registers

TABLE 18-1: WATCHDOG TIMER REGISTER MAP

ess		0		Bits										s					
Virtual Addr (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
0000		31:16								WDT	CLRKEY<1	5:0>							0000
0000	WDICON	15:0	ON	_		- RUNDIV<4:0> SLPDIV<4:0> WDTWINEN						WDTWINEN	xxxx						

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit Bit Bit Bit Bit 29/21/13/5 28/20/12/4 27/19/11/3 26/18/10/2 25/17/9/1 24/2							
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31.24	—	—	—	_	—	—	—	—			
22.16	U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0			
23.10	—	—	- TXBUFFREE<5:0>								
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
15.0	—	—	—	_	—	—	—	—			
7:0	U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0			
7.0		_	RXBUFCNT<5:0>								

REGISTER 22-12: SQI1STAT1: SQI STATUS REGISTER 1

Legend:

- 5			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-22 Unimplemented: Read as '0'

bit 21-16 TXBUFFREE<5:0>: Transmit buffer Available Word Space bits

bit 15-6 Unimplemented: Read as '0'

bit 5-0 RXBUFCNT<5:0>: Number of words of read data in the buffer

REGISTER 29-1: ADCCON1: ADC CONTROL REGISTER 1 (CONTINUED)

- bit 20-16 STRGSRC<4:0>: Scan Trigger Source Select bits
- 11111 = Reserved 11110 = Reserved 11101 = CTMU Event 11100 = Reserved 01110 = Reserved 01101 = CTMU Event 01100 = Comparator 2 (C2OUT) (1) 01011 = Comparator 1 (C1OUT) (1) 01010 = OCMP5 (1) 01001 = OCMP3 (1) 01000 = OCMP1 (1) 00111 = TMR5 match 00110 = TMR3 match 00101 = TMR1 match 00100 = INT0 External interrupt 00011 = Reserved 00010 = Global level software trigger (GLSWTRG) 00001 = Global software edge trigger (GSWTRG) 00000 = No Trigger bit 15 **ON:** ADC Module Enable bit 1 = ADC module is enabled 0 = ADC module is disabled Note: The ON bit should be set only after the ADC module has been configured. Unimplemented: Read as '0' bit 14
- bit 13 **SIDL:** Stop in Idle Mode bit
 - 1 = Discontinue module operation when device enters Idle mode
 - 0 = Continue module operation in Idle mode
- bit 12 AICPMPEN: Analog Input Charge Pump Enable bit
 - 1 = Analog input charge pump is enabled
 - 0 = Analog input charge pump is disabled
 - Note 1: For proper analog operation at VDDIO less than 2.5V, the AICPMPEN bit and the IOANCPEN (CFGCON<7>) bit must be set to `1'. These bits should not be set if VDDIO is greater than 2.5V.
 - 2: ADC throughput rate performance is reduced as defined in the table below if the AICPMPEN (ADCCON1<12>) bit and the IOANCPEN(CFGCON<7>) bit are set to '1'

- bit 11 **CVDEN:** Capacitive Voltage Division Enable bit
 - 1 = CVD operation is enabled
 - 0 = CVD operation is disabled
- Note 1: The rising edge of the module output signal triggers an ADC conversion. See Figure 16-1 in 16.0 "Output Compare" and Figure 32-1 in 32.0 "Comparator" for more information.

REGISTER 31-21: ETHFCSERR: ETHERNET CONTROLLER FRAME CHECK SEQUENCE ERROR STATISTICS REGISTER

Bit Range	Bit Bit Bit Bit 29/21/13/5 28/20/12/4 Bit Bit 27/19/11/3 26/18/10/2 25/17/9/1 24/						Bit 24/16/8/0				
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31.24	—	—	—	-	_	—	-	—			
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23.10	—	—	—	-	_	—	-	—			
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15.0	FCSERRCNT<15:8>										
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7.0				FCSERRCI	NT<7:0>						

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 **FCSERRCNT<15:0>:** FCS Error Count bits Increment count for frames received with FCS error and the frame length in bits is an integral multiple of 8 bits.

Note 1: This register is only used for RX operations.

- 2: This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.
 - **3:** It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should be only done for debug/test purposes.

REGISTER 31-27: EMAC1CLRT: ETHERNET CONTROLLER MAC COLLISION WINDOW/RETRY LIMIT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24	—	—	-	—	—	—	—	—		
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	—	—	-	—	—	—	—	—		
15.0	U-0	U-0	R/W-1	R/W-1	R/W-0	R/W-1	R/W-1	R/W-1		
15.0	—	—	CWINDOW<5:0>							
7:0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1		
7.0		_		_		RETX<	<3:0>			

Legend:

zogenai			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-14 Unimplemented: Read as '0'

bit 13-8 **CWINDOW<5:0>:** Collision Window bits

This is a programmable field representing the slot time or collision window during which collisions occur in properly configured networks. Since the collision window starts at the beginning of transmission, the preamble and SFD is included. Its default of 0x37 (55d) corresponds to the count of frame bytes at the end of the window.

bit 7-4 Unimplemented: Read as '0'

bit 3-0 RETX<3:0>: Retransmission Maximum bits

This is a programmable field specifying the number of retransmission attempts following a collision before aborting the packet due to excessive collisions. The Standard specifies the maximum number of attempts (attemptLimit) to be 0xF (15d). Its default is '0xF'.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
	—	—	_	_	—	—	—	—				
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
23.10	—	—	—	_	—	—	—	—				
15.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
15.0	—	—	—	RWADDRMSK<12:8>								
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
7.0		RWADDRMSK<7:0>										

REGISTER 38-7: **DDRMEMCFG1: DDR MEMORY CONFIGURATION REGISTER 1**

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-13 Unimplemented: Read as '0'

bit 12-0 RWADDRMSK<12:0>: Row Address Mask bits

These bits, which are used in conjunction with the RWADDR<4:0> bits (DDRMEMCFG0<4:0>), specify which bits of user address space are used to derive the row address for the DDR memory.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit Bit Bit Bit 28/20/12/4 27/19/11/3 26/18/10/2 25/17/5						
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31.24	MDALCMD<7:0>										
23.16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23.10	WENCMD2	CASCMD2	RASCMD2		CSCMD2<7:3>						
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
10.0	C	CSCMD2<2:0	>	CLKENCMD2	WENCMD1	CASCMD1	RASCMD1	CSCMD1<7>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7.0	CSCMD1<6:0>										

REGISTER 38-22: DDRCMD1x: DDR HOST COMMAND 1 REGISTER 'x' ('x' = 0 THROUGH 15)

Legend:

Logonan			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-24 MDALCMD<7:0>: Mode Address Low Command bits

- These bits specify the value to be driven on the SDRAM address bits 7 through 0 when issuing the command. bit 23 **WENCMD2:** Write Enable Command 2 bit
 - This bit specifies the value to be driven on WE_N on the second and subsequent cycles of issuing the command
- bit 22 CASCMD2: Column Address Strobe Command 2 bit This bit specifies the value to be driven on CAS_N on the second and subsequent cycles of issuing the command
- bit 21 RASCMD2: Row Address Strobe Command 2 bit This bit specifies the value to be driven on RAS_N on the second and subsequent cycles of issuing the command
- bit 20-13 CSCMD2<7:0>: Chip Select Command 2 bits These bits specify the value to be driven on the CS_N signals (maximum of 8) on the second and subsequent cycles of issuing the command.
- bit 12 **CLKENCMD2:** Clock Enable Command 2 bit This bit specifies the value to be driven on CKE on the second and subsequent cycles of issuing the command.
- bit 11 **WENCMD1:** Write Enable Command 1 bit This bit specifies the value to be driven on the WE_N on the first cycle of issuing the command.
- bit 10
 CASCMD1: Column Address Strobe Command 1 bit

 This bit specifies the value to be driven on the CAS_N on the first cycle of issuing the command.

 bit 9
 RASCMD1: Row Address Strobe Command 1 bit

 This bit specifies the value to be driven on the RAS_N on the first cycle of issuing the command.

bit 8-1 **CSCMD1<7:0>:** Chip Select Command 1 bit

These bits specify the value to be driven on the CS_N signals (maximum of 8) on the first cycle of issuing the command.

bit 0 **CLKENCMD1:** Clock Enable Command 1 bit This bit specifies the value to be driven on CKE on the first cycle of issuing the command.

TABLE 40-1: POWER-SAVING MODES REGISTER SUMMARY

SSS										E	Bits						÷
Virtual Addre (BF8C_#)	Register Name ⁽²⁾	Bit Range	31/15	1/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0								16/0	All Resets ⁽				
026C	DSGPR12	31:16				I	1	De	eep Sleep	Persistent Ge	eneral Pur	oose bits <	:31:16>				0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits	<15:0>				0000
0270	DSGPR13	31:16						De	eep Sleep	Persistent Ge	eneral Pur	oose bits <	:31:16>				0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits	<15:0>				0000
0274	DSGPR14	31:16						De	eep Sleep	Persistent Ge	eneral Pur	oose bits <	:31:16>				0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits	<15:0>				0000
0278	DSGPR15	31:16						De	eep Sleep	Persistent Ge	eneral Pur	oose bits <	:31:16>				0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits	<15:0>				0000
027C	DSGPR16	31:16						De	eep Sleep	Persistent Ge	eneral Pur	oose bits <	:31:16>				0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits	<15:0>				0000
0280	DSGPR17	31:16						De	eep Sleep	Persistent Ge	eneral Pur	oose bits <	:31:16>				0000
		15:0		Deep Sleep Persistent General Purpose bits <15:0> 0						0000							
0284	DSGPR18	31:16						De	eep Sleep	Persistent Ge	eneral Pur	oose bits <	:31:16>				0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits	<15:0>				0000
0288	DSGPR19	31:16						De	eep Sleep	Persistent Ge	eneral Pur	oose bits <	:31:16>				0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits	<15:0>				0000
028C	DSGPR20	31:16						De	eep Sleep	Persistent Ge	eneral Pur	oose bits <	:31:16>				0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits	<15:0>				0000
0290	DSGPR21	31:16						De	eep Sleep	Persistent Ge	eneral Pur	oose bits <	:31:16>				0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits	<15:0>				0000
0294	DSGPR22	31:16						De	eep Sleep	Persistent Ge	eneral Pur	oose bits <	:31:16>				0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits	<15:0>				0000
0298	DSGPR23	31:16						De	eep Sleep	Persistent Ge	eneral Pur	oose bits <	:31:16>				0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits	<15:0>				0000
029C	DSGPR24	31:16						De	eep Sleep	Persistent Ge	eneral Pur	oose bits <	:31:16>				0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits	<15:0>				0000
02A0	DSGPR25	31:16						De	eep Sleep	o Persistent Ge	eneral Pur	oose bits <	:31:16>				0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits	<15:0>				0000
02A4	DSGPR26	31:16						De	eep Sleep	Persistent Ge	eneral Pur	oose bits <	:31:16>				0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits	<15:0>				0000
Legen	d : — = u	nimplem	ented, rea	ad as '0'.													

Note 1: The DSGPR0 register is persistent in all device modes of operation.

2: The Deep Sleep Control registers can only be accessed after the system unlock sequence has been performed. In addition, these registers must be written twice.

PIC32MZ Graphics (DA) Family

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	r-1	R/P	r-1	R/P	R/P	R/P	R/P	R/P
31:24	—	UPLLFSEL	—	FDSEN	DSWDTEN	DSWDTOSC	DSWDTOSC DSWDTPS<	
00.40	R/P	R/P						
23:10	D	SWDTPS<2:	0>	DSBOREN	VBATBOREN	FPLLODIV<2:0>		
45.0	r-1	R/P	R/P	R/P	R/P	R/P	R/P	R/P
15:8	—	FPLLMULT<6:0>						
7.0	R/P	R/P	R/P	R/P	r-1	R/P	R/P	R/P
7:0	FPLLICLK	F	PLLRNG<2:	0>	_	FF	PLLIDIV<2:0>	>

REGISTER 41-5: DEVCFG2/ADEVCFG2: DEVICE CONFIGURATION WORD 2

Legend:	r = Reserved bit	P = Programmable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 31 Reserved: Write as '1'
- bit 30 UPLLFSEL: USB PLL Input Frequency Select bit
 - 1 = UPLL input clock is 24 MHz
 - 0 = UPLL input clock is 12 MHz
- bit 29 Reserved: Write as '1'
- bit 28 FDSEN: Deep Sleep Enable bit
 - 1 = Deep Sleep mode is entered on a WAIT instruction
 - 0 = Sleep mode is entered on a <code>WAIT</code> instruction
- bit 27 DSWDTEN: Deep Sleep Watchdog Timer Enable bit
 - 1 = Enable the Deep Sleep Watchdog Timer (DSWDT) during Deep Sleep mode
 - 0 = Disable the DSWDT during Deep Sleep mode
- bit 26 DSWDTOSC: Deep Sleep Watchdog Timer Reference Clock Select bit
 - 1 = Select the LPRC Oscillator as the DSWDT reference clock
 - 0 = Select the Secondary Oscillator as the DSWDT reference clock

REGISTE	ER 41-11:	CFGEBIC: EXTERNAL BUS INTERFACE CONTROL PIN CONFIGURATION REGISTER (CONTINUED)
bit 12	EBIOEEN:	EBIOE Pin Enable bit
	$1 = \overline{EBIOE}$ $0 = \overline{EBIOE}$	pin is enabled for use by the EBI module pin is available for general use
bit 11-10	Unimplem	ented: Read as '0'
bit 9	EBIBSEN1	I: EBIBS1 Pin Enable bit
	1 = EBIBS $0 = EBIBS$	1 pin is enabled for use by the EBI module 1 pin is available for general use
bit 8	EBIBSEN	D: EBIBS0 Pin Enable bit
	$1 = \overline{\text{EBIBS}}$ $0 = \overline{\text{EBIBS}}$	0 pin is enabled for use by the EBI module 0 pin is available for general use
bit 7	EBICSEN	3: EBICS3 Pin Enable bit
	$1 = \frac{\text{EBICS}}{0 = \text{EBICS}}$	$\overline{3}$ pin is enabled for use by the EBI module $\overline{3}$ pin is available for general use
bit 6	EBICSEN	2: EBICS2 Pin Enable bit
	$1 = \frac{\text{EBICS}}{\text{EBICS}}$ $0 = \frac{\text{EBICS}}{\text{EBICS}}$	$\overline{2}$ pin is enabled for use by the EBI module $\overline{2}$ pin is available for general use
bit 5	EBICSEN	I: EBICS1 Pin Enable bit
	$1 = \frac{\text{EBICS}}{\text{EBICS}}$ $0 = \frac{\text{EBICS}}{\text{EBICS}}$	1 pin is enabled for use by the EBI module 1 pin is available for general use
bit 4	EBICSEN	D: EBICS0 Pin Enable bit
	$1 = \frac{\text{EBICS}}{\text{EBICS}}$ $0 = \text{EBICS}$	$\overline{0}$ pin is enabled for use by the EBI module $\overline{0}$ pin is available for general use
bit 3-2	Unimplem	ented: Read as '0'
bit 1	EBIDEN1:	EBI Data Upper Byte Pin Enable bit
	1 = EBID< 0 = EBID<	15:8> pins are enabled for use by the EBI module 15:8> pins have reverted to general use
bit 0	EBIDEN01	: EBI Data Upper Byte Pin Enable bit
	1 = EBID< 0 = EBID<	7:0> pins are enabled for use by the EBI module 7:0> pins have reverted to general use
Note:	When EBI	IMD = 1, the bits in this register are ignored and the pins are available for general use.

DC CHARACTERISTICS			Standard Operating Conditions: VDDIO = 2.2V to 3.6V,VDDCORE = 1.7V to 1.9V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param. No.	Symbol	Characteristics	Min.	Тур.	Max.	Units	Conditions	
DDR1	Vон	Output High Voltage	VDDR1V8 – 0.28	_	—	V		
DDR2	Vol	Output Low Voltage	—	—	0.28	V	—	
DDR5	Viн	Input High Voltage	DDRVREF + 0.125	—	VDDR1V8 + 0.3		_	
DDR6	VIL	Input Low Voltage	0.3	—	DDRVREF – 0.125		_	

Note 1: These parameters are characterized but not tested.

TABLE 44-14: SD HOST CONTROLLER I/O SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: VDDIO = 2.2V to 3.6V,VDDCORE = 1.7V to 1.9V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Param. No.	Symbol	Characteristic	Min.	Тур.	Max.	x. Units Conditions	
SD10	Vон	Output High Voltage	2.4	_	_	V	IOH \ge 20 mA, VDDIO = 3.3V
SD11	Vol	Output Low Voltage	—		0.4	V	IOL \leq 20 mA, VDDIO = 3.3V
SD12	Viн	Input High Voltage	0.65*VDDIO	_	Vddio	V	—
SD13	VIL	Input Low Voltage	Vss	_	0.2*VDDIO	V	_

Revision F (January 2018)

This revision includes the following major changes, which are referenced by their respective chapter in Table A-5.

In addition, minor updates to text and formatting were incorporated throughout the document.

TABLE A-5	MAJOR S	SECTION I	IPDATES
IADLL A-J.	MIAJON J		

Section Name	Update Description				
1.0 "Device Overview"	The PIC32MZ DA Family Block Diagram was updated (see Figure 1-1).				
	The 176-pin LQFP pin number for SDA3 in the I1C1 through I2C5 Pinout I/O Descriptions was updated (see Table 1-10).				
	The 169-pin LFBGA pin numbers for EBIOE and EBIWE in the EBI Pinout I/O Descriptions were updated (see Table 1-13).				
2.0 "Guidelines for	The following sections were added:				
Getting Started with 32-bit	2.7.1 "Crystal Oscillator Design Consideration"				
wicrocontrollers	2.9 "Considerations When Interfacing to Remotely Powered Circuits"				
4.0 "Memory Organization"	The PIC32MZ DA Family Memory Map was updated (see Figure 4-1).				
10.0 "Direct Memory	CRCTYP bit number references in the DMA CRC Control Register were updated (see				
Access (DMA) Controller"	Register 10-4, Register 10-5, and Register 10-6).				
36.0 "Graphics LCD (GLCD) Controller"	The key features for the module were updated.				
37.0 "2-D Graphics	The key features for the module were updated.				
Processing Unit (GPU)"	The GPURESET bit reference in Note 2 was updated.				
38.0 "DDR2 SDRAM Controller"	The definition when SCLLBPASS is set to '0' was updated and the SCLPHCAL bit was added (see Register 38-24).				
	The following registers were added:				
	Register 38-31: "DDRPHYCLKDLY: DDR Clock Delta Delay Register"				
	Register 38-32: "DDRADLLBYP: DDR ANALOG DLL BYPASS Register"				
	Register 38-33: "DDRSCLCFG2: DDR SCL Configuration Register 2"				
	Register 38-34: "DDRPHYSCLADR: DDR PHY SCL Address Register"				
41.0 "Special Features"	The Device Configuration Word 0 registers, DEVCFG0/ADEVCFG0, was extensively updated (see Register 41-3).				
	The bit value definitions for the FCKSM<1:0> bits and the POSCMOD<1:0> bits in the Device Configuration Word 1 registers, DEVCFG1/ADEVCFG1, were updated (see Register 41-4).				
44.0 "Electrical Characteristics"	Parameter DO50 (Cosco) was removed from the Capacitive Loading Requirements on Output Pins (see Table 44-22).				