



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, IrDA, LINbus, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, HLVD, I²S, POR, PWM, WDT
Number of I/O	120
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	640K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 45x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	288-LFBGA
Supplier Device Package	288-LFBGA (15x15)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1064dab288t-i-4j

TABLE 7-3: INTERRUPT REGISTER MAP (CONTINUED)

Virtual Address (BF81 #)	Register Name ⁽¹⁾	Bit Range	Bits																All Resets
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	
0718	OFF118	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0																—	0000
071C	OFF119	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0																—	0000
0720	OFF120	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0																—	0000
0724	OFF121	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0																—	0000
0728	OFF122	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0																—	0000
072C	OFF123	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0																—	0000
0730	OFF124	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0																—	0000
0734	OFF125	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0																—	0000
0738	OFF126	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0																—	0000
073C	OFF127	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0																—	0000
0740	OFF128	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0																—	0000
0744	OFF129	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0																—	0000
0748	OFF130	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0																—	0000
074C	OFF131	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0																—	0000
0750	OFF132	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0																—	0000
0754	OFF133	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0																—	0000
0758	OFF134	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0																—	0000
075C	OFF135	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0																—	0000
0760	OFF136	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0																—	0000

Legend: \times = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.2 "CLR, SET, and INV Registers"** for more information.

Note 2: This bit is only available on devices with a Crypto module.

8.0 OSCILLATOR CONFIGURATION

Note: This data sheet summarizes the features of the PIC32MZ DA family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 42, “Oscillators with Enhanced PLL”** (DS60001250) in the *“PIC32 Family Reference Manual”*, which is available from the Microchip web site (www.microchip.com/PIC32).

The PIC32MZ DA oscillator system has the following modules and features:

- Five external and internal oscillator options as clock sources
- On-Chip PLL with user-selectable input divider, multiplier and output divider to boost operating frequency on select internal and external oscillator sources
- On-Chip user-selectable divisor postscaler on select oscillator sources
- Software-controllable switching between various clock sources
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown with dedicated Back-up FRC (BFRC)
- Dedicated On-Chip PLL for DDR2 and USB modules
- Flexible reference clock output
- Multiple clock branches for peripherals for better performance flexibility

A block diagram of the oscillator system is provided in Figure 8-1. The clock distribution is shown in Table 8-1.

PIC32MZ Graphics (DA) Family

REGISTER 8-5: REFOxTRIM: REFERENCE OSCILLATOR TRIM REGISTER ('x' = 1-4)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ROTRIM<8:1>								
23:16	R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
	ROTRIM<0>	—	—	—	—	—	—	—
15:8	U-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
7:0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-23 **ROTRIM<8:0>**: Reference Oscillator Trim bits

111111111 = 511/512 divisor added to RODIV value

111111110 = 510/512 divisor added to RODIV value

•

•

•

100000000 = 256/512 divisor added to RODIV value

•

•

•

000000010 = 2/512 divisor added to RODIV value

000000001 = 1/512 divisor added to RODIV value

000000000 = 0 divisor added to RODIV value

bit 22-0 **Unimplemented:** Read as '0'

- Note 1:** While the ON bit (REFOxCON<15>) is '1', writes to this register do not take effect until the DIVSWEN bit is also set to '1'.
- 2:** Do not write to this register when the ON bit (REFOxCON<15>) is not equal to the ACTIVE bit (REFOxCON<8>).
- 3:** Specified values in this register do not take effect if RODIV<14:0> (REFOxCON<30:16>) = 0.

PIC32MZ Graphics (DA) Family

**REGISTER 11-7: USBIE0CSR3: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 3
(ENDPOINT 0)**

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R-x	R-x	R-0	R-x	R-x	R-x	R-1	R-0
	MPRXEN	MPTXEN	BIGEND	HBRXEN	HBTXEN	DYNFIFOS	SOFTCONE	UTMIDWID
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
7:0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—

Legend:

R = Readable bit
-n = Value at POR

W = Writable bit
'1' = Bit is set

U = Unimplemented bit, read as '0'
'0' = Bit is cleared
x = Bit is unknown

- bit 31 **MPRXEN:** Automatic Amalgamation Option bit
1 = Automatic amalgamation of bulk packets is done
0 = No automatic amalgamation
- bit 30 **MPTXEN:** Automatic Splitting Option bit
1 = Automatic splitting of bulk packets is done
0 = No automatic splitting
- bit 29 **BIGEND:** Byte Ordering Option bit
1 = Big Endian ordering
0 = Little Endian ordering
- bit 28 **HBRXEN:** High-bandwidth RX ISO Option bit
1 = High-bandwidth RX ISO endpoint support is selected
0 = No High-bandwidth RX ISO support
- bit 27 **HBTXEN:** High-bandwidth TX ISO Option bit
1 = High-bandwidth TX ISO endpoint support is selected
0 = No High-bandwidth TX ISO support
- bit 26 **DYNFIFOS:** Dynamic FIFO Sizing Option bit
1 = Dynamic FIFO sizing is supported
0 = No Dynamic FIFO sizing
- bit 25 **SOFTCONE:** Soft Connect/Disconnect Option bit
1 = Soft Connect/Disconnect is supported
0 = Soft Connect/Disconnect is not supported
- bit 24 **UTMIDWID:** UTMI+ Data Width Option bit
Always '0', indicating 8-bit UTMI+ data width
- bit 23-0 **Unimplemented:** Read as '0'

PIC32MZ Graphics (DA) Family

TABLE 12-1: INPUT PIN SELECTION

Peripheral Pin	<i>[pin name]R SFR</i>	<i>[pin name]R bits</i>	<i>[pin name]R Value to R_n Pin Selection</i>
INT3	INT3R	INT3R<3:0>	0000 = RPD2
T2CK	T2CKR	T2CKR<3:0>	0001 = RPG8
T6CK	T6CKR	T6CKR<3:0>	0010 = RPF4
IC3	IC3R	IC3R<3:0>	0011 = Reserved
IC7	IC7R	IC7R<3:0>	0100 = RPF1
U1RX	U1RXR	U1RXR<3:0>	0101 = RPB9
<u>U2CTS</u>	U2CTSR	U2CTSR<3:0>	0110 = RPB10
U5RX	U5RXR	U5RXR<3:0>	0111 = RPC14
<u>U6CTS</u>	U6CTSR	U6CTSR<3:0>	1000 = RPB5
SDI1	SDI1R	SDI1R<3:0>	1001 = Reserved
SDI3	SDI3R	SDI3R<3:0>	1010 = RPC1
SDI5	SDI5R	SDI5R<3:0>	1011 = RPD14
SS6	SS6R	SS6R<3:0>	1100 = RPG1
REFCLKI1	REFCLKI1R	REFCLKI1R<3:0>	1101 = RPA14
INT4	INT4R	INT4R<3:0>	1110 = RPD6
T5CK	T5CKR	T5CKR<3:0>	1111 = Reserved
T7CK	T7CKR	T7CKR<3:0>	0000 = RPD3
IC4	IC4R	IC4R<3:0>	0001 = RPG7
IC8	IC8R	IC8R<3:0>	0010 = RPF5
U3RX	U3RXR	U3RXR<3:0>	0011 = RPD11
<u>U4CTS</u>	U4CTSR	U4CTSR<3:0>	0100 = RPF0
SDI2	SDI2R	SDI2R<3:0>	0101 = RPB1
SDI4	SDI4R	SDI4R<3:0>	0110 = RPE5
C1RX	C1RXR	C1RXR<3:0>	0111 = RPC13
REFCLKI4	REFCLKI4R	REFCLKI4R<3:0>	1000 = RPB3
			1001 = Reserved
			1010 = RPC4
			1011 = Reserved
			1100 = RPG0
			1101 = RPA15
			1110 = RPD7
			1111 = Reserved

PIC32MZ Graphics (DA) Family

TABLE 12-2: OUTPUT PIN SELECTION (CONTINUED)

RPn Port Pin	RPnR SFR	RPnR bits	RPnR Value to Peripheral Selection
RPD9	RPD9R	RPD9R<3:0>	0000 = No Connect 0001 = $\overline{U3RTS}$ 0010 = $\overline{U4TX}$ 0011 = Reserved
RPB8	RPB8R	RPB8R<3:0>	0100 = $\overline{U6TX}$ 0101 = $\overline{SS1}$ 0110 = Reserved
RPB15	RPB15R	RPB15R<3:0>	0111 = $\overline{SS3}$ 1000 = $\overline{SS4}$ 1001 = $\overline{SS5}$
RPD4	RPD4R	RPD4R<3:0>	1010 = SDO6 1011 = OC5 1100 = OC8
RPB0	RPB0R	RPB0R<3:0>	1101 = Reserved 1110 = C1OUT 1111 = REFCLKO3
RPE3	RPE3R	RPE3R<3:0>	0000 = No Connect 0001 = $\overline{U1RTS}$ 0010 = $\overline{U2TX}$ 0011 = $\overline{U5RTS}$
RPB7	RPB7R	RPB7R<3:0>	0100 = $\overline{U6TX}$ 0101 = $\overline{SS2}$ 0111 = Reserved
RPF12	RPF12R	RPF12R<3:0>	1001 = SDO6 1010 = OC2 1100 = OC1
RPD12	RPD12R	RPD12R<3:0>	1101 = OC9 1110 = Reserved
RPF8	RPF8R	RPF8R<3:0>	1111 = C2TX
RPC3	RPC3R	RPC3R<3:0>	
RPE9	RPE9R	RPE9R<3:0>	
RPG9	RPG9R	RPG9R<3:0>	
RPD0	RPD0R	RPD0R<3:0>	
RPB6	RPB6R	RPB6R<3:0>	
RPD5	RPD5R	RPD5R<3:0>	
RPB2	RPB2R	RPB2R<3:0>	
RPF3	RPF3R	RPF3R<3:0>	
RPC2	RPC2R	RPC2R<3:0>	
RPE8	RPE8R	RPE8R<3:0>	
RPF2	RPF2R	RPF2R<3:0>	

PIC32MZ Graphics (DA) Family

REGISTER 21-1: SPIxCON: SPI CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	FRMCNT<2:0>		
23:16	R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
	MCLKSEL ⁽¹⁾	—	—	—	—	—	SPIFE	ENHBUF ⁽¹⁾
15:8	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	ON	—	SIDL	DISSDO ⁽⁴⁾	MODE32	MODE16	SMP	CKE ⁽²⁾
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	SSEN	CKP ⁽³⁾	MSTEN	DISSD ⁽⁴⁾	STXISEL<1:0>		SRXISEL<1:0>	

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared

- bit 31 **FRMEN:** Framed SPI Support bit
 1 = Framed SPI support is enabled (SSx pin used as FSYNC input/output)
 0 = Framed SPI support is disabled
- bit 30 **FRMSYNC:** Frame Sync Pulse Direction Control on SSx pin bit (Framed SPI mode only)
 1 = Frame sync pulse input (Slave mode)
 0 = Frame sync pulse output (Master mode)
- bit 29 **FRMPOL:** Frame Sync Polarity bit (Framed SPI mode only)
 1 = Frame pulse is active-high
 0 = Frame pulse is active-low
- bit 28 **MSSEN:** Master Mode Slave Select Enable bit
 1 = Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit.
 0 = Slave select SPI support is disabled.
- bit 27 **FRMSYPW:** Frame Sync Pulse Width bit
 1 = Frame sync pulse is one character wide
 0 = Frame sync pulse is one clock wide
- bit 26-24 **FRMCNT<2:0>:** Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode.
 111 = Reserved
 110 = Reserved
 101 = Generate a frame sync pulse on every 32 data characters
 100 = Generate a frame sync pulse on every 16 data characters
 011 = Generate a frame sync pulse on every 8 data characters
 010 = Generate a frame sync pulse on every 4 data characters
 001 = Generate a frame sync pulse on every 2 data characters
 000 = Generate a frame sync pulse on every data character
- bit 23 **MCLKSEL:** Master Clock Enable bit⁽¹⁾
 1 = REFCLKO1 is used by the Baud Rate Generator
 0 = PBCLK2 is used by the Baud Rate Generator
- bit 22-18 **Unimplemented:** Read as '0'

- Note 1:** This bit can only be written when the ON bit = 0. Refer to **Section 44.0 “Electrical Characteristics”** for maximum clock frequency requirements.
- 2:** This bit is not used in the Framed SPI mode. The user should program this bit to '0' for the Framed SPI mode (FRMEN = 1).
- 3:** When AUDEN = 1, the SPI/I²S module functions as if the CKP bit is equal to '1', regardless of the actual value of the CKP bit.
- 4:** This bit present for legacy compatibility and is superseded by PPS functionality on these devices (see **Section 12.4 “Peripheral Pin Select (PPS)”** for more information).

PIC32MZ Graphics (DA) Family

NOTES:

PIC32MZ Graphics (DA) Family

REGISTER 29-1: ADCCON1: ADC CONTROL REGISTER 1 (CONTINUED)

bit 20-16 **STRGSRC<4:0>**: Scan Trigger Source Select bits

11111 = Reserved
11110 = Reserved
11101 = CTMU Event
11100 = Reserved
•
•
•
01110 = Reserved
01101 = CTMU Event
01100 = Comparator 2 (C2OUT) ⁽¹⁾
01011 = Comparator 1 (C1OUT) ⁽¹⁾
01010 = OCMP5 ⁽¹⁾
01001 = OCMP3 ⁽¹⁾
01000 = OCMP1 ⁽¹⁾
00111 = TMR5 match
00110 = TMR3 match
00101 = TMR1 match
00100 = INT0 External interrupt
00011 = Reserved
00010 = Global level software trigger (GLSWTRG)
00001 = Global software edge trigger (GSWTRG)
00000 = No Trigger

bit 15 **ON**: ADC Module Enable bit

1 = ADC module is enabled
0 = ADC module is disabled

Note: The ON bit should be set only after the ADC module has been configured.

bit 14 **Unimplemented**: Read as '0'

bit 13 **SIDL**: Stop in Idle Mode bit

1 = Discontinue module operation when device enters Idle mode
0 = Continue module operation in Idle mode

bit 12 **AICPMSEN**: Analog Input Charge Pump Enable bit

1 = Analog input charge pump is enabled
0 = Analog input charge pump is disabled

Note 1: For proper analog operation at VDDIO less than 2.5V, the AICPMSEN bit and the IOANCPEN (CFGCON<7>) bit must be set to '1'. These bits should not be set if VDDIO is greater than 2.5V.

2: ADC throughput rate performance is reduced as defined in the table below if the AICPMSEN (ADCCON1<12>) bit and the IOANCPEN(CFGCON<7>) bit are set to '1'

bit 11 **CVDEN**: Capacitive Voltage Division Enable bit

1 = CVD operation is enabled
0 = CVD operation is disabled

Note 1: The rising edge of the module output signal triggers an ADC conversion. See Figure 16-1 in **16.0 “Output Compare”** and Figure 32-1 in **32.0 “Comparator”** for more information.

PIC32MZ Graphics (DA) Family

REGISTER 30-1: CiCON: CAN MODULE CONTROL REGISTER (CONTINUED)

- bit 13 **SIDLE:** CAN Stop in Idle bit
1 = CAN Stops operation when system enters Idle mode
0 = CAN continues operation when system enters Idle mode
- bit 12 **Unimplemented:** Read as '0'
- bit 11 **CANBUSY:** CAN Module is Busy bit
1 = The CAN module is active
0 = The CAN module is completely disabled
- bit 10-5 **Unimplemented:** Read as '0'
- bit 4-0 **DNCNT<4:0>:** Device Net Filter Bit Number bits
10011-11111 = Invalid Selection (compare up to 18-bits of data with EID)
10010 = Compare up to data byte 2 bit 6 with EID17 (CiRXFn<17>)
•
•
•
00001 = Compare up to data byte 0 bit 7 with EID0 (CiRXFn<0>)
00000 = Do not compare data bytes

Note 1: If the user application clears this bit, it may take a number of cycles before the CAN module completes the current transaction and responds to this request. The user application should poll the CANBUSY bit to verify that the request has been honored.

31.1 Ethernet Control Registers

TABLE 31-3: ETHERNET CONTROLLER REGISTER SUMMARY

Virtual Address (Bit 88 #)	Register Name{}	Bit Range	Bits																All Resets
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	
2000	ETHCON1	31:16									PTV<15:0>							0000	
		15:0	ON	—	SIDL	—	—	—	TXRTS	RXEN	AUTOFC	—	—	MANFC	—	—	BUFCDEC	0000	
2010	ETHCON2	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	—	—	—					RXBUFFSZ<6:0>						0000	
2020	ETHTXST	31:16									TXSTADDR<31:16>							0000	
		15:0									TXSTADDR<15:2>				—	—	0000		
2030	ETHRXST	31:16									RXSTADDR<31:16>							0000	
		15:0									RXSTADDR<15:2>				—	—	0000		
2040	ETHHT0	31:16									HT<31:0>							0000	
		15:0																0000	
2050	ETHHT1	31:16									HT<63:32>							0000	
		15:0																0000	
2060	ETHPMMO	31:16									PMM<31:0>							0000	
		15:0																0000	
2070	ETHPMM1	31:16									PMM<63:32>							0000	
		15:0																0000	
2080	ETHPMCS	31:16	—	—	—	—	—	—	—	—	PMCS<15:0>							0000	
		15:0																0000	
2090	ETHPMO	31:16	—	—	—	—	—	—	—	—	PMO<15:0>							0000	
		15:0																0000	
20A0	ETHRXFC	31:16	—	—	—	—	—	—	—	—								0000	
		15:0	HTEN	MPEN	—	NOTPM					PMMODE<3:0>		CRC ERREN	CRC OKEN	RUNT ERREN	RUNTEN UCEN	NOT MEEN MCEN	BCEN	0000
20B0	ETHRXWM	31:16	—	—	—	—	—	—	—	—								0000	
		15:0	—	—	—	—	—	—	—	—								0000	
20C0	ETHIEN	31:16	—	—	—	—	—	—	—	—								0000	
		15:0	—	TX BUSEIE	RX BUSEIE	—	—	—	EW MARKIE	FW MARKIE	RX DONEIE	PK TPENDIE	RX ACTIE	—	TX DONEIE	TX ABORTIE	RX BUFNAIE	RX OVFLWIE	0000
20D0	ETHIRQ	31:16	—	—	—	—	—	—	—	—					—	—	—	0000	
		15:0	—	TXBUSE	RXBUSE	—	—	—	EWMARK	FWMARK	RXDONE	PKTPEND	RXACT	—	TXDONE	TXABORT	RXBUFNA	RXOVFLW	0000
20E0	ETHSTAT	31:16	—	—	—	—	—	—	—	—								0000	
		15:0	—	—	—	—	—	—	BUSY	TXBUSY	RXBUSY	—	—	—	—	—	—	0000	
2100	ETH RXOVFLOW	31:16	—	—	—	—	—	—	—	—	RXOVFLWCNT<15:0>							0000	
		15:0																0000	

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table (with the exception of ETHSTAT) have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See [Section 12.2 "CLR, SET, and INV Registers](#) for more information.

2: Reset values default to the factory programmed value.

PIC32MZ Graphics (DA) Family

REGISTER 31-12: ETHRXWM: ETHERNET CONTROLLER RECEIVE WATERMARKS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	RXFWM<7:0>							
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	RXEWM<7:0>							

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-24 **Unimplemented:** Read as '0'

bit 23-16 **RXFWM<7:0>:** Receive Full Watermark bits

The software controlled RX Buffer Full Watermark Pointer is compared against the RX BUFCNT to determine the full watermark condition for the FWMARK interrupt and for enabling Flow Control when automatic Flow Control is enabled. The Full Watermark Pointer should always be greater than the Empty Watermark Pointer.

bit 15-8 **Unimplemented:** Read as '0'

bit 7-0 **RXEWM<7:0>:** Receive Empty Watermark bits

The software controlled RX Buffer Empty Watermark Pointer is compared against the RX BUFCNT to determine the empty watermark condition for the EWMARK interrupt and for disabling Flow Control when automatic Flow Control is enabled. The Empty Watermark Pointer should always be less than the Full Watermark Pointer.

Note: This register is only used for RX operations.

PIC32MZ Graphics (DA) Family

REGISTER 31-14: ETHIRQ: ETHERNET CONTROLLER INTERRUPT REQUEST REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
15:8	U-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
	—	TXBUSE	RXBUSE	—	—	—	EWMARK	FWMARK
7:0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	RXDONE	PKTPEND	RXACT	—	TXDONE	TXABORT	RXBUFNA	RXOVFLW

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-15 **Unimplemented:** Read as '0'

bit 14 **TXBUSE:** Transmit BVCI Bus Error Interrupt bit⁽²⁾

1 = BVCI Bus Error has occurred

0 = BVCI Bus Error has not occurred

This bit is set when the TX DMA encounters a BVCI Bus error during a memory access. It is cleared by either a Reset or CPU write of a '1' to the CLR register.

bit 13 **RXBUSE:** Receive BVCI Bus Error Interrupt bit⁽²⁾

1 = BVCI Bus Error has occurred

0 = BVCI Bus Error has not occurred

This bit is set when the RX DMA encounters a BVCI Bus error during a memory access. It is cleared by either a Reset or CPU write of a '1' to the CLR register.

bit 12-10 **Unimplemented:** Read as '0'

bit 9 **EWMARK:** Empty Watermark Interrupt bit⁽²⁾

1 = Empty Watermark pointer reached

0 = No interrupt pending

This bit is set when the RX Descriptor Buffer Count is less than or equal to the value in the RXEWM bit (ETHRXWM<0:7>) value. It is cleared by BUFCNT bit (ETHSTAT<16:23>) being incremented by hardware. Writing a '0' or a '1' has no effect.

bit 8 **FWMARK:** Full Watermark Interrupt bit⁽²⁾

1 = Full Watermark pointer reached

0 = No interrupt pending

This bit is set when the RX Descriptor Buffer Count is greater than or equal to the value in the RXFWM bit (ETHRXWM<16:23>) field. It is cleared by writing the BUFCDEC (ETHCON1<0>) bit to decrement the BUFCNT counter. Writing a '0' or a '1' has no effect.

Note 1: This bit is only used for TX operations.

2: This bit is only used for RX operations.

Note: It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should only be done for debug/test purposes.

PIC32MZ Graphics (DA) Family

REGISTER 35-1: CTMUCON: CTMU CONTROL REGISTER (CONTINUED)

bit 9	IDISSEN: Analog Current Source Control bit ⁽²⁾
	1 = Analog current source output is grounded
	0 = Analog current source output is not grounded
bit 8	CTTRIG: Trigger Control bit
	1 = Trigger output is enabled
	0 = Trigger output is disabled
bit 7-2	ITRIM<5:0>: Current Source Trim bits
	011111 = Maximum positive change from nominal current
	011110
	.
	.
	.
	000001 = Minimum positive change from nominal current
	000000 = Nominal current output specified by IRNG<1:0>
	111111 = Minimum negative change from nominal current
	.
	.
	.
	100010
	100001 = Maximum negative change from nominal current
bit 1-0	IRNG<1:0>: Current Range Select bits ⁽³⁾
	11 = 100 times base current
	10 = 10 times base current
	01 = Base current level
	00 = 1000 times base current ⁽⁴⁾

Note 1: When this bit is set for Pulse Delay Generation, the EDG2SEL<2:0> bits must be set to '1110' to select the C2OUT pin.

- 2:** The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.
- 3:** Refer to the CTMU Current Source Specifications (Table 44-20) in **Section 44.0 “Electrical Characteristics”** for current values.
- 4:** This bit setting is not available for the CTMU temperature diode.

TABLE 40-1: POWER-SAVING MODES REGISTER SUMMARY

Virtual Address (BF8C _#)	Register Name ^[2]	Bit Range	Bits															All Resets ^[1]
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0
02A8	DSGPR27	31:16	Deep Sleep Persistent General Purpose bits <31:16>															0000
		15:0	Deep Sleep Persistent General Purpose bits <15:0>															0000
02AC	DSGPR28	31:16	Deep Sleep Persistent General Purpose bits <31:16>															0000
		15:0	Deep Sleep Persistent General Purpose bits <15:0>															0000
02B0	DSGPR29	31:16	Deep Sleep Persistent General Purpose bits <31:16>															0000
		15:0	Deep Sleep Persistent General Purpose bits <15:0>															0000
02B4	DSGPR30	31:16	Deep Sleep Persistent General Purpose bits <31:16>															0000
		15:0	Deep Sleep Persistent General Purpose bits <15:0>															0000
02B8	DSGPR31	31:16	Deep Sleep Persistent General Purpose bits <31:16>															0000
		15:0	Deep Sleep Persistent General Purpose bits <15:0>															0000
02BC	DSGPR32	31:16	Deep Sleep Persistent General Purpose bits <31:16>															0000
		15:0	Deep Sleep Persistent General Purpose bits <15:0>															0000

Legend: — = unimplemented, read as '0'.

Note 1: The DSGPR0 register is persistent in all device modes of operation.

2: The Deep Sleep Control registers can only be accessed after the system unlock sequence has been performed. In addition, these registers must be written twice.

PIC32MZ Graphics (DA) Family

43.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

43.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

43.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

43.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

PIC32MZ Graphics (DA) Family

TABLE 44-18: COMPARATOR SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: $V_{DDIO} = 2.2V$ to $3.6V$, $V_{DDCORE} = 1.7V$ to $1.9V$ (unless otherwise stated) Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial				
Param. No.	Symbol	Characteristics	Min.	Typ.	Max.	Units	Comments
D300	VIOFF	Input Offset Voltage	—	± 10	—	mV	$AVDD = V_{DDIO}$, $AVSS = V_{SS}$
D301	VICM	Input Common Mode Voltage	0	—	2.5	V	$AVDD = V_{DDIO}$, $AVSS = V_{SS}$ (Note 2)
D302	CMRR	Common Mode Rejection Ratio	55	—	—	dB	Max $VICM = (V_{DDIO} - 1)V$ (Note 2)
D303	TRESP	Small Signal Response Time	—	150	—	ns	$VCM = VDD/2$ in 100 mV steps (Notes 1,2)
D304	ON2ov	Comparator Enabled to Output Valid	—	—	10	μs	Comparator module is configured before setting the comparator ON bit (Note 2)
D305	IVREF	Internal Voltage Reference	—	1.2	—	V	—
D306	VHYST	Input Hysteresis Voltage	48	120	192	mV	—

Note 1: These parameters are characterized but not tested.

2: The Comparator module is functional at $V_{BORIOMIN} < V_{DDIO} < V_{DDIOMIN}$, but with degraded performance. Unless otherwise stated, module functionality is guaranteed, but not characterized.