

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XE

Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, HLVD, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	120
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	640K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 45x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	169-LFBGA
Supplier Device Package	169-LFBGA (11x11)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1064dah169t-i-6j

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 3.7 microAptiv Core Configuration

Register 3-1 through Register 3-4 show the default configuration of the microAptiv core, which is included on PIC32MZ DA family devices.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
21.24	r-1	U-0	U-0	U-0	U-0	U-0	U-0	R-0				
31.24	—	—	—	—	—	—	—	ISP				
22:16	R-0	R-0	R-1	R-0	U-0	R-1	R-0	R-0				
23.10	DSP	UDI	SB	MDU	—	MM<	1:0>	BM				
15.0	R-0	R-0	R-0	R-0	R-0	R-1	R-0	R-0				
10.0	BE	AT<	1:0>		AR<2:0>			MT<2:1>				
7.0	R-1	U-0	U-0	U-0	U-0	R/W-0	R/W-1	R/W-0				
7:0	MT<0>		—	—	_		K0<2:0>					

## REGISTER 3-1: CONFIG: CONFIGURATION REGISTER; CP0 REGISTER 16, SELECT 0

Legend:	r = Reserved bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31 **Reserved:** This bit is hardwired to '1' to indicate the presence of the Config1 register.

- bit 30-25 Unimplemented: Read as '0'
- bit 24 ISP: Instruction Scratch Pad RAM bit 0 = Instruction Scratch Pad RAM is not implemented
- bit 23 **DSP:** Data Scratch Pad RAM bit
  - 0 = Data Scratch Pad RAM is not implemented
- bit 22 UDI: User-defined bit
  - 0 = CorExtend User-Defined Instructions are not implemented
- bit 21 SB: SimpleBE bit
  - 1 = Only simple byte enables are allowed on the internal bus interface
- bit 20 MDU: Multiply/Divide Unit bit
  - 0 = Fast, high-performance MDU
- bit 19 Unimplemented: Read as '0'
- bit 18-17 MM<1:0>: Merge Mode bits
  - 10 = Merging is allowed
- bit 16 BM: Burst Mode bit
  - 0 = Burst order is sequential
- bit 15 BE: Endian Mode bit
- 0 = Little-endian
- bit 14-13 AT<1:0>: Architecture Type bits
  - 00 **= MIPS32**
- bit 12-10 AR<2:0>: Architecture Revision Level bits
  - 001 = MIPS32 Release 2
- bit 9-7 MT<2:0>: MMU Type bits
  - 001 = microAptiv MPU Microprocessor core uses a TLB-based MMU
- bit 6-3 Unimplemented: Read as '0'
- bit 2-0 K0<2:0>: Kseg0 Coherency Algorithm bits
  - 010 = Uncached

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_			_	_		—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	_	—	—	-	—	—	-	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	—	—	-	—	—	-	—
7.0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0		T0PGV1 <sup>(1)</sup>	T12PGV <sup>(2)</sup>	T11PGV	T10PGV	T9PGV	T8PGV	T7PGV

### REGISTER 4-3: SBFLAG1: SYSTEM BUS STATUS FLAG REGISTER 1

	Legend:			
R = Readable bit		lable bit	W = Writable bit	U = Unimplemented bit, read as '0'
	-n = Value at POR		'1' = Bit is set	'0' = Bit is cleared
	bit 31-7	Unimplemented: Read a	as '0'	
	bit 6	TOPGV1: Larget 1 (Syste	m Bus 1) Permission (Froi	in Violation Status bit <sup>(1)</sup>

- **T0PGV1:** Target 1 (System Bus 1) Permission Group Violation Status bit<sup>(1)</sup>
   1 = Target 0 (System Bus 1) is reporting a Permission Group (PG) violation
  - 0 = Target 0 (System Bus 1) is not reporting a PG violation
- bit 5 **T12PGV:** Target Group 12 (GLCD, GPU, DDR2PHY, DDR2SFR) Permission Group Violation Status bit<sup>(2)</sup> 1 = Target group 12 is reporting a Permission Group (PG) violation
  - 0 = Target group 12 is not reporting a PG violation
- bit 4 **T11PGV:** Target 11 (PB5) Permission Group Violation Status bit
  - 1 = Target 11 is reporting a Permission Group (PG) violation
     0 = Target 11 is not reporting a PG violation
- bit 3 **T10PGV:** Target 10 (PB4) Permission Group Violation Status bit
  - 1 = Target 10 is reporting a Permission Group (PG) violation
    - 0 = Target 10 is not reporting a PG violation
- bit 2 **T9PGV:** Target 9 (PB3) Permission Group Violation Status bit
  - 1 = Target 9 is reporting a Permission Group (PG) violation
    - 0 = Target 9 is not reporting a PG violation
- bit 1 T8PGV: Target 8 (PB2) Permission Group Violation Status bit
  - 1 = Target 8 is reporting a Permission Group (PG) violation
  - 0 = Target 8 is not reporting a PG violation
- bit 0 **T7PGV:** Target 7 (PB1) Permission Group Violation Status bit 1 = Target 7 is reporting a Permission Group (PG) violation
  - 0 = Target 7 is not reporting a PG violation
- **Note 1:** System Bus 1 represents an internal sub-system element and should be treated as a general System Bus violation.
  - 2: This bit reports violations on Targets 14 (GLCD), 18 (GPU), 20 (DDR2PHY) and 21 (DDR2SFR).

Note: All errors are cleared at the source (i.e., SBTxELOG1, SBTxELOG2, SBTxECLRS, or SBTxECLRM registers).

## TABLE 7-3: INTERRUPT REGISTER MAP (CONTINUED)

ess)	•	e	Bits																
Virtual Addr (BF81_#	Register Name <sup>(1)</sup>	Bit Rang	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
0270		31:16				A	DCD20IP<2:	0>	ADCD2	0IS<1:0>	—		_	A	DCD19IP<2	:0>	ADCD1	9IS<1:0>	0000
0270	IFC19	15:0	_	_	_	A	DCD18IP<2:	0>	ADCD1	8IS<1:0>	—	-	—	ADCD17IP<2:0>		ADCD1	7IS<1:0>	0000	
0280	IPC20	31:16		—	_	A	DCD24IP<2:	0>	ADCD2	4IS<1:0>	—	—	—	ADCD23IP<2:0>		ADCD2	3IS<1:0>	0000	
0200	11 020	15:0	_	—	_	AD	DCD22IP<2:	0>	ADCD2	2IS<1:0>	_	—	_	A	DCD21IP<2	:0>	ADCD2	1IS<1:0>	0000
0290	IPC21	31:16	—	—	_	A	DCD28IP<2:	0>	ADCD2	8IS<1:0>	—	_	_	A	DCD27IP<2	:0>	ADCD2	7IS<1:0>	0000
0200	11 021	15:0	—	—	—	A	DCD26IP<2:	0>	ADCD2	6IS<1:0>	—	—	—	A	DCD25IP<2	:0>	ADCD2	5IS<1:0>	0000
0240	IPC22	31:16	—	—	—	A	DCD32IP<2:	0>	ADCD3	2IS<1:0>	—	—	—	A	DCD31IP<2	:0>	ADCD3	1IS<1:0>	0000
02/10	II OLL	15:0	—	—	—	A	DCD30IP<2:	0>	ADCD3	0IS<1:0>	—	—	—	A	DCD29IP<2	:0>	ADCD2	9IS<1:0>	0000
02B0	IPC23	31:16	—	—	_	A	DCD36IP<2:	0>	ADCD3	6IS<1:0>	—	—	—	A	DCD35IP<2	:0>	ADCD3	5IS<1:0>	0000
		15:0 — — ADCD34IP<2:0>		0>	ADCD3	4IS<1:0>	—	—		A	DCD33IP<2	:0>	ADCD3	3IS<1:0>	0000				
02C0	IPC24	31:16		_	_	- ADCD40IP<2:0>		ADCD4	0IS<1:0>	—	—		A	DCD39IP<2	:0>	ADCD3	9IS<1:0>	0000	
	15:0 — — ADCD38IP<2:0>		0>	ADCD3	8IS<1:0>	—	_	—	A	DCD37IP<2	:0>	ADCD3	7IS<1:0>	0000					
02D0	IPC25 31:16 — — USBSRIP<2:0>		USBSF	RIS<1:0>	_	_	— ADCD43IP<2:0>		:0>	ADCD4	3IS<1:0>	0000							
		15:0	_	—	—	AD	DCD42IP<2:	0>	ADCD4	2IS<1:0>	—	—		A	ADCD41IP<2:0>		ADCD4	1IS<1:0>	0000
02E0	IPC26	31:16	_	—	_	C	RPTIP<2:0>	(2)	CRPTIS	5<1:()>(2)	_			SBIP<2:0>		SBIS	<1:0>	0000	
		15:0	_	—	_	C	CFDCIP<2:0	>	CFDC	IS<1:0>	_	_			CPCIP<2:0	>	CPCI	S<1:0>	0000
02F0	IPC27	31:16	_	—			)>	SPI1TX	(IS<1:0>	_	_		5	SPI1RXIP<2:	0>	SPI1R>	(IS<1:0>	0000	
		15:0		_	_	5	SPI1EIP<2:0>		SPI1E	IS<1:0>		—					—	-	0000
0300	IPC28	31:16			_	L.	2C1BIP<2:0	>	I2C1B	IS<1:0>	_	-			U11XIP<2:0	>	UTIX	S<1:0>	0000
		15:0		_	_	l	U1RXIP<2:0> U1RXIS<1:0> U1		U1EIP<2:0	<b>`</b>	U1ER	5<1:0>	0000						
0310	IPC29	31:16					CNBIP<2:0>	>	CNBI	5<1:0>		-	-		CNAIP<2:0	>	CNAL	5<1:0>	0000
		15:0			_	lž	2C1MIP<2:0	>	I2C1M	15<1:0>	_				12C1SIP<2:0	>	12015	S<1:0>	0000
0320	IPC30	31:16			_		CNFIP<2:0>	•	CNFR	5<1:0>	_				CNEIP<2:0	>	CNER	5<1:0>	0000
		15:0	_		_		CNDIP<2:0	>	CNDI	5<1:0>					CNCIP<2:0	>	CNC	5<1:0>	0000
0330	IPC31	31:16	_		_		CNKIP<2:0>	>	CNKI	5<1:0>					CNJIP<2:0	>	CNJR	5<1:0>	0000
		15:0	_		_		CNHIP<2:0	>	CNHI	5<1:0>					CNGIP<2:0	>	CNG	5<1:0>	0000
0340	IPC32	31:10			_			>		15<1:0>						>		5<1:0>	0000
		15:0				F		>		15<1:0>		_				>		S<1:0>	0000
0350	IPC33	31:10						>		NS<1:0>		_				>	DIVIAU	5<1:0>	0000
		15:0				08		.0>	USBDIVI	AIS<1:0>		_				>	DMAA	S<1:0>	0000
0360	IPC34	31:10						>	DMAS	15<1:0>		_				>	DIVIA4	S<1:0>	0000
$\vdash$		10:0		_			DIVIAUITSZ:U	2	DIVIA3	10~1.0>						~  >		S<1.U>	0000
0370	IPC35	15.0				5		>	DMAT	10-1.0-				-		~  >	DMAG	S<1.02	0000
$\vdash$		10.0						<u></u>		S<1.0>								S-1.02	0000
0380	IPC36	15.0					112510-2:0-			2~1.0~						0	CDIOT V	JS-1.02	0000
$\vdash$		10.0					VZEIPNZ:02		CANI	S<1.0>					0C2MID-20	0- 15	371217	IG~1.02	0000
0390	IPC37	15.0					202010-2:0	<u></u>	LANT	IS-1.0-						)~  >	120210	S-1.0-	0000
		15:0				L D	202318<2:0	/	1202S	1351:02			_		1202812<2:0	-	12C2B	S<1:0>	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

2: This bit is only available on devices with a Crypto module.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31.24	—	—	—	IP3<2:0>			IS3<1:0>			
23.16	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23.10	—	—	—		IP2<2:0>			IS2<1:0>		
15.9	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15.0	—	—	—		IP1<2:0>		IS1<	:1:0>		
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7.0	_	_	_		IP0<2:0>		IS0<1:0>			

## REGISTER 7-7: IPCx: INTERRUPT PRIORITY CONTROL REGISTER

## Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## bit 31-29 Unimplemented: Read as '0'

	•
	•
	• 010 = Interrupt priority is 2
	001 = Interrupt priority is 1
	000 = Interrupt is disabled
bit 25-24	IS3<1:0>: Interrupt Sub-priority bits
	11 = Interrupt sub-priority is 3
	10 = Interrupt sub-priority is 2
	01 = Interrupt sub-priority is 1
hit 00 01	00 = Interrupt subdirectory is 0
DIL 23-2 I	Unimplemented: Read as 0
bit 20-18	IP2<2:0>: Interrupt Priority bits
	111 = Interrupt priority is 7
	•
	•
	010 = Interrupt priority is 2
	001 = Interrupt priority is 1
	000 = Interrupt is disabled
bit 17-16	IS2<1:0>: Interrupt Sub-priority bits
	11 = Interrupt sub-priority is 3
	10 = Interrupt sub-priority is 2
	01 = Interrupt sub-priority is  1
	00 = Interrupt sub-phonty is  0
bit 15-13	Unimplemented: Read as '0'
Note:	This register represents a generic defi
HOLE.	This register represents a generic dell

Note: This register represents a generic definition of the IPCx register. Refer to Table 7-2 for the exact bit definitions.

NOTES:

## REGISTER 11-24: USBExRPC: USB ENDPOINT 'x' REQUEST PACKET COUNT REGISTER (HOST MODE ONLY) ('x' = 1-7)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31.24	—	—	—	—	—	—	—	—		
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	—	—	—	—	—	—	—	—		
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15.0	RQPKTCNT<15:8>									
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0				RQPKTC	NT<7:0>					

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 **RQPKTCNT<15:0>:** Request Packet Count bits Sets the number of packets of size MAXP that are to be transferred in a block transfer. This register is only available in *Host mode* when AUTOREQ is set.

## REGISTER 11-25: USBDPBFD: USB DOUBLE PACKET BUFFER DISABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	_	—	—	—	_
22:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
23.10	EP7TXD	EP6TXD	EP5TXD	EP4TXD	EP3TXD	EP2TXD	EP1TXD	—
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—		_	—	—	—	_
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
7:0	EP7RXD	EP6RXD	EP5RXD	EP4RXD	EP3RXD	EP2RXD	EP1RXD	_

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-17 EP7TXD:EP1TXD: TX Endpoint 'x' Double Packet Buffer Disable bits

- 1 = TX double packet buffering is disabled for endpoint 'x'
- 0 = TX double packet buffering is enabled for endpoint 'x'
- bit 16 Unimplemented: Read as '0'
- bit 15-1 **EP7RXD:EP1RXD:** RX Endpoint 'x' Double Packet Buffer Disable bits
  - 1 = RX double packet buffering is disabled for endpoint 'x'
  - 0 = RX double packet buffering is enabled for endpoint 'x'
- bit 0 Unimplemented: Read as '0'

## 12.1 Parallel I/O (PIO) Ports

All port pins have ten registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

### 12.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORTx, LATx, and TRISx registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDDIO (e.g., 5V) on any desired 5V-tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

Refer to the pin name tables (Table 5 and Table 7) for the available pins and their functionality.

# 12.1.2 CONFIGURING ANALOG AND DIGITAL PORT PINS

The ANSELx register controls the operation of the analog port pins. The port pins that are to function as analog inputs must have their corresponding ANSEL and TRIS bits set. In order to use port pins for I/O functionality with digital modules, such as Timers, UARTs, etc., the corresponding ANSELx bit must be cleared.

The ANSELx register has a default value of 0xFFFF; therefore, all pins that share analog functions are analog (not digital) by default.

If the TRIS bit is cleared (output) while the ANSELx bit is set, the digital output level (VOH or VOL) is converted by an analog peripheral, such as the ADC module or Comparator module.

When the PORT register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

## 12.1.3 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be an NOP.

## 12.1.4 INPUT CHANGE NOTIFICATION

The input change notification function of the I/O ports allows the PIC32MZ DA devices to generate interrupt requests to the processor in response to a change-ofstate on selected input pins. This feature can detect input change-of-states even in Sleep mode, when the clocks are disabled. Every I/O port pin can be selected (enabled) for generating an interrupt request on a change-of-state.

Five control registers are associated with the CN functionality of each I/O port. The CNENx/CNNEx registers contain the CN interrupt enable control bits for each of the input pins. Setting any of these bits enables a CN interrupt for the corresponding pins. CNENx enables a mismatch CN interrupt condition when the EDGEDETECT bit (CNCONx<11>) is not set. When the EDGEDETECT bit is set, CNNEx controls the negative edge while CNENx controls the positive.

The CNSTATx/CNFx registers indicate the status of change notice based on the setting of the EDGEDETECT bit. If the EDGEDETECT bit is set to '0', the CNSTATx register indicates whether a change occurred on the corresponding pin since the last read of the PORTx bit. If the EDGEDETECT bit is set to '1', the CNFx register indicates whether a change has occurred and through the CNNEx/CNENx registers the edge type of the change that occurred is also indicated.

Each I/O pin also has a weak pull-up and a weak pull-down connected to it. The pull-ups act as a current source or sink source connected to the pin, and eliminate the need for external resistors when push-button or keypad devices are connected. The pull-ups and pull-downs are enabled separately using the CNPUx and the CNPDx registers, which contain the control bits for each of the pins. Setting any of the control bits enables the weak pull-ups and/or pull-downs for the corresponding pins.

Note:	Pull-ups	and	pul	l-downs	on	cha	nge
	notificatio	n pi	ns	should	alw	ays	be
	disabled when the port pin is configured as						d as
	a digital o	utput.					

An additional control register (CNCONx) is shown in Register 12-3.

## 12.2 CLR, SET, and INV Registers

Every I/O module register has a corresponding CLR (clear), SET (set) and INV (invert) register designed to provide fast atomic bit manipulations. As the name of the register implies, a value written to a SET, CLR or INV register effectively performs the implied operation, but only on the corresponding base register and only bits specified as '1' are modified. Bits specified as '0' are not modified.

Reading SET, CLR and INV registers returns undefined values. To see the affects of a write operation to a SET, CLR or INV register, the base register must be read.

REGIST	ER 20-1: RTCCON: REAL-TIME CLOCK AND CALENDAR CONTROL REGISTER
bit 10-9	RTCCLKSEL<1:0>: RTCC Clock Select bits
	When a new value is written to these bits, the Seconds Value register should also be written to properly reset the clock prescalers in the RTCC. 11 = Reserved
	10 = Reserved
	<ul> <li>01 = RTCC uses the external 32.768 kHz Secondary Oscillator (SOSC)</li> <li>00 = RTCC uses the internal 32 kHz oscillator (LPRC)</li> </ul>
bit 8-7	RTCOUTSEL<1:0>: RTCC Output Data Select bits <sup>(2)</sup>
	11 = Reserved
	10 = RTCC Clock is presented on the RTCC pin
	01 = Seconds Clock is presented on the RTCC pin
	00 = Alarm Pulse is presented on the RICC pin when the alarm interrupt is triggered
bit 6	RTCCLKON: RTCC Clock Enable Status bit
	1 = RTCC Clock is actively running
	0 = RICC Clock is not running
bit 5-4	Unimplemented: Read as '0'
bit 3	RTCWREN: Real-Time Clock Value Registers Write Enable bit <sup>(3)</sup>
	<ul> <li>1 = Real-Time Clock Value registers can be written to by the user</li> <li>0 = Real-Time Clock Value registers are locked out from being written to by the user</li> </ul>
bit 2	RTCSYNC: Real-Time Clock Value Registers Read Synchronization bit
	<ul> <li>1 = Real-time clock value registers can change while reading (due to a rollover ripple that results in an invalid data read). If the register is read twice and results in the same data, the data can be assumed to be valid.</li> </ul>
	0 = Real-time clock value registers can be read without concern about a rollover ripple
bit 1	HALFSEC: Half-Second Status bit <sup>(4)</sup>
	<ul> <li>1 = Second half period of a second</li> <li>0 = First half period of a second</li> </ul>
bit 0	RTCOE: RTCC Output Enable bit
	· · · · · · · · · · · · · · · · · · ·

- 1 = RTCC output is enabled
- 0 = RTCC output is not enabled
- **Note 1:** The ON bit is only writable when RTCWREN = 1.
  - **2:** Requires RTCOE = 1 (RTCCON<0>) for the output to be active.
  - 3: The RTCWREN bit can be set only when the write sequence is enabled.
  - 4: This bit is read-only. It is cleared to '0' on a write to the seconds bit fields (RTCTIME<14:8>).

Note: This register is reset only on a Power-on Reset (POR).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	—	—	SDRCMD	DDRDATA	DDRDUMMY	DDRMODE	DDRADDR	DDRCMD <sup>(1)</sup>
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:10	DUMMYBYTES<2:0>			ADDRBYTES<2:0>			READOPO	CODE<7:6>
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8		READOPCODE<5:0>						ATA<1:0>
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	TYPEDUN	/IMY<1:0>	TYPEMC	DE<1:0>	TYPEAD	DR<1:0>	TYPEC	MD<1:0>

#### REGISTER 22-1: SQI1XCON1: SQI XIP CONTROL REGISTER 1

## Legend:

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-30 Unimplemented: Read as '0'

bit 29	SDRCMD: SQI Command in SDR Mode bit
	<ul><li>1 = SQI command is in SDR mode and SQI data is in DDR mode</li><li>0 = SQI command is in DDR mode and SQI data is in DDR mode</li></ul>
bit 28	DDRDATA: SQI Data DDR Mode bit
	<ul><li>1 = SQI data bytes are transferred in DDR mode</li><li>0 = SQI data bytes are transferred in SDR mode</li></ul>
bit 27	DDRDUMMY: SQI Dummy DDR Mode bit
	<ul><li>1 = SQI dummy bytes are transferred in DDR mode</li><li>0 = SQI dummy bytes are transferred in SDR mode</li></ul>
bit 26	DDRMODE: SQI DDR Mode bit
	<ul><li>1 = SQI mode bytes are transferred in DDR mode</li><li>0 = SQI mode bytes are transferred in SDR mode</li></ul>
bit 25	DDRADDR: SQI Address Mode bit
	<ul><li>1 = SQI address bytes are transferred in DDR mode</li><li>0 = SQI address bytes are transferred in SDR mode</li></ul>
bit 24	DDRCMD: SQI DDR Command Mode bit <sup>(1)</sup>
	<ul><li>1 = SQI command bytes are transferred in DDR mode</li><li>0 = SQI command bytes are transferred in SDR mode</li></ul>
bit 23-21	DUMMYBYTES<2:0>: Transmit Dummy Bytes bits
	111 = Transmit seven dummy bytes after the address bytes
	•
	<ul> <li>011 = Transmit three dummy bytes after the address bytes</li> <li>010 = Transmit two dummy bytes after the address bytes</li> <li>001 = Transmit one dummy bytes after the address bytes</li> <li>000 = Transmit zero dummy bytes after the address bytes</li> </ul>

Note 1: When DDRCMD is set to '0', the SQI module will ignore the value in the SDRCMD bit.

## REGISTER 29-1: ADCCON1: ADC CONTROL REGISTER 1 (CONTINUED)

- bit 20-16 STRGSRC<4:0>: Scan Trigger Source Select bits
- 11111 = Reserved 11110 = Reserved 11101 = CTMU Event 11100 = Reserved 01110 = Reserved 01101 = CTMU Event 01100 = Comparator 2 (C2OUT) (1) 01011 = Comparator 1 (C1OUT) (1) 01010 = OCMP5 (1) 01001 = OCMP3 (1) 01000 = OCMP1 (1) 00111 = TMR5 match 00110 = TMR3 match 00101 = TMR1 match 00100 = INT0 External interrupt 00011 = Reserved 00010 = Global level software trigger (GLSWTRG) 00001 = Global software edge trigger (GSWTRG) 00000 = No Trigger bit 15 **ON:** ADC Module Enable bit 1 = ADC module is enabled 0 = ADC module is disabled Note: The ON bit should be set only after the ADC module has been configured. Unimplemented: Read as '0' bit 14
- bit 13 **SIDL:** Stop in Idle Mode bit
  - 1 = Discontinue module operation when device enters Idle mode
  - 0 = Continue module operation in Idle mode
- bit 12 AICPMPEN: Analog Input Charge Pump Enable bit
  - 1 = Analog input charge pump is enabled
  - 0 = Analog input charge pump is disabled
    - Note 1: For proper analog operation at VDDIO less than 2.5V, the AICPMPEN bit and the IOANCPEN (CFGCON<7>) bit must be set to `1'. These bits should not be set if VDDIO is greater than 2.5V.
      - 2: ADC throughput rate performance is reduced as defined in the table below if the AICPMPEN (ADCCON1<12>) bit and the IOANCPEN(CFGCON<7>) bit are set to '1'

- bit 11 **CVDEN:** Capacitive Voltage Division Enable bit
  - 1 = CVD operation is enabled
  - 0 = CVD operation is disabled
- Note 1: The rising edge of the module output signal triggers an ADC conversion. See Figure 16-1 in 16.0 "Output Compare" and Figure 32-1 in 32.0 "Comparator" for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	-	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	_	—	_	—	_		_
45.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	—	_	—	_	CSS43	CSS42	CSS41	CSS40
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	CSS39	CSS38	CSS37	CSS36	CSS35	CSS34	CSS33	CSS32

## REGISTER 29-11: ADCCSS2: ADC COMMON SCAN SELECT REGISTER 2

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-12 Unimplemented: Read as '0'

bit 11-0 **CSS43:CSS32:** Analog Common Scan Select bits

Analog inputs 43 to 32 are always Class 3, as there are only 32 triggers available. 1 = Select AN*x* for input scan

0 = Skip ANx for input scan

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
31:24				DATA<	31:24>				
00.10	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
23:10	DATA<23:16>								
15:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
15:8	DATA<15:8>								
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
7:0				DATA	<7:0>				

### **REGISTER 29-25:** ADCDATAX: ADC OUTPUT DATA REGISTER 'x' ('x' = 0 THROUGH 43)

## Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 **DATA<31:0>:** ADC Converted Data Output bits.

**Note 1:** When an alternate input is used as the input source for a dedicated ADC module, the data output is still read from the Primary input Data Output Register.

2: Reading the ADCDATAx register value after changing the FRACT bit converts the data into the format specified by FRACT bit.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
51.24	—	—	-	—	—	_	-	—	
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23.10	—	—	-	—	—	_	-	—	
15.0	U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0	
15.0	—	—	-	FILHIT<4:0>					
7:0	U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0	
7:0	_				CODE<6:0>(1	)			

## REGISTER 30-4: CIVEC: CAN INTERRUPT CODE REGISTER

## Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## bit

R = Readable bit		vv = vvritable bit	0 = 0 nimplem		
-n = Value at POR		'1' = Bit is set	'0' = Bit is clea		
bit 31-13 bit 12-8	Unimplemer FILHIT<4:0> 11111 = Filte 11110 = Filte	nted: Read as '0' : Filter Hit Number bit er 31 er 30			
	• • • • • • • • • • • • • • • • • • •	er 1 er O			
bit 7	Unimplemented: Read as '0'				
bit 6-0	ICODE<6:0>: Interrupt Flag Code bits <sup>(1)</sup> 1001000-1111111 = Reserved 1001000 = Invalid message received (IVRIF) 1000111 = CAN module mode change (MODIF) 1000110 = CAN timestamp timer (CTMRIF) 1000101 = Bus bandwidth error (SERRIF) 1000100 = Address error interrupt (SERRIF) 1000011 = Receive FIFO overflow interrupt (RBOVIF) 1000010 = Wake-up interrupt (WAKIF) 1000001 = Error Interrupt (CERRIF) 1000000 = No interrupt 0100000 = No interrupt 0100000 - 011111 = Reserved 0011110 = FIFO31 Interrupt (CiFSTAT<31> set) 0011110 = FIFO30 Interrupt (CiFSTAT<1> set) 0000001 = FIFO1 Interrupt (CiFSTAT<1> set) 0000001 = FIFO1 Interrupt (CiFSTAT<0> set)				
Note 1:	These bits a	re only updated for enabled	d interrupts.		

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	FLTEN27	MSEL27<1:0>		FSEL27<4:0>				
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	FLTEN26	MSEL26<1:0>		FSEL26<4:0>				
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	FLTEN25	MSEL25<1:0>		FSEL25<4:0>				
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	FLTEN24	MSEL24<1:0>		FSEL24<4:0>				

## REGISTER 30-16: CIFLTCON6: CAN FILTER CONTROL REGISTER 6

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31	FLTEN27: Filter 27 Enable bit 1 = Filter is enabled 0 = Filter is disabled				
bit 30-29	MSEL27<1:0>: Filter 27 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected				
bit 28-24	<pre>FSEL27&lt;4:0&gt;: FIFO Selection bits 11111 = Message matching filter is stored in FIFO buffer 31 11110 = Message matching filter is stored in FIFO buffer 30</pre>				
bit 23	<ul> <li>Message matching filter is stored in FIFO buffer 0</li> <li>FLTEN26: Filter 26 Enable bit</li> <li>1 = Filter is enabled</li> </ul>				
bit 22-21	<ul> <li>0 = Filter is disabled</li> <li>MSEL26&lt;1:0&gt;: Filter 26 Mask Select bits</li> <li>11 = Acceptance Mask 3 selected</li> <li>10 = Acceptance Mask 2 selected</li> <li>01 = Acceptance Mask 1 selected</li> <li>00 = Acceptance Mask 0 selected</li> </ul>				
bit 20-16	<pre>FSEL26&lt;4:0&gt;: FIFO Selection bits 11111 = Message matching filter is stored in FIFO buffer 31 11110 = Message matching filter is stored in FIFO buffer 30</pre>				

**Note:** The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

NOTES:



## REGISTER 41-4: DEVCFG1/ADEVCFG1: DEVICE CONFIGURATION WORD 1 (CONTINUED)

- bit 2-0 **FNOSC<2:0>:** Oscillator Selection bits
  - 111 = SPLL
  - 110 = Reserved
  - 101 = LPRC
  - 100 **=** Sosc
  - 011 = Reserved
  - 010 = Posc (HS, EC)
  - 001 = SPLL
  - 000 = FRC divided by FRCDIV<2:0> bits (FRCDIV)



#### FIGURE 44-11: SPIx MODULE MASTER MODE (CKE = 1) TIMING CHARACTERISTICS

## 169-Ball Low Profile Ball Grid Array (6JX) - 11x11 mm Body [LFBGA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.80 BSC		
Overall Contact Pad Spacing	C1		9.60	
Overall Contact Pad Spacing	C2		9.60	
Contact Pad Width (X169)	X1			0.50
Contact Pad to Contact Pad	G	0.30		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2439A