

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

etails	
roduct Status	Active
ore Processor	MIPS32® microAptiv™
ore Size	32-Bit Single-Core
peed	200MHz
onnectivity	CANbus, EBI/EMI, Ethernet, I ² C, IrDA, LINbus, PMP, SPI, SQI, UART/USART, USB OTG
eripherals	Brown-out Detect/Reset, DMA, HLVD, I2S, POR, PWM, WDT
umber of I/O	120
ogram Memory Size	1MB (1M x 8)
ogram Memory Type	FLASH
EPROM Size	-
AM Size	640K x 8
oltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
ata Converters	A/D 45x12b
scillator Type	Internal
perating Temperature	-40°C ~ 85°C (TA)
ounting Type	Surface Mount
ackage / Case	176-LQFP Exposed Pad
upplier Device Package	176-LQFP (20x20)
ırchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1064dah176-i-2

TABLE 7: PIN NAMES FOR 288-PIN DEVICES (CONTINUED)

288-P	PIN LFBGA (BOTTOM VIEW)				
	A1			V1	
Pi	IC32MZ1025DAA288 F6			N6	
PI PI PI PI PI	C32MZ1025DAB288 IC32MZ1064DAA288 IC32MZ1064DAB288 IC32MZ2025DAA288 IC32MZ2025DAB288 IC32MZ2064DAA288 IC32MZ2064DAB288			N	13 V18
	A18	3			
	Polarity Indicator				
Ball/Pin Number	Full Pin Name		Ball/Pin Number	Full Pin Name	
V3	DDRA15		V11	ERXDV/ECRSDV/RH13	
V4	VDDCORE		V12	ERXD3/RH9	
V5	RTCC/RPD0/RD0		V13	ETXD2/RH0	
V6	SCK4/RD10		V14	ETXD0/RJ8	
V7	GD6/EBIA11/RPF0/PMA11/RF0		V15	ETXERR/RJ0	•
V8	GD21/EBIA23/RH15		V16	ETXEN/RPD6/RD6	
V9	GD3/EBIA8/RPG0/PMA8/RG0		V17	GD1/EBID14/PMD14/RA4	
V10	EBID2/PMD2/RE2		V18	No Connect	

- Note 1: The RPn pins can be used by remappable peripherals. See Table 1 and Table 4 for the available peripherals and 12.4 "Peripheral Pin Select (PPS)" for restrictions.
 - 2: Every I/O port pin (RAx-RKx) can be used as a change notification pin (CNAx-CNKx). See 12.0 "I/O Ports" for more information.
 - 3: Shaded pins are 5V tolerant.
 - 4: This pin must be tied to Vss through a 20k Ω resistor when DDR is not connected in the system.
 - 5: This pin is a No Connect when DDR is not connected in the system.
 - **6:** These pins are restricted to input functions only.

2.6 Trace


The trace pins can be connected to a hardware trace-enabled programmer to provide a compressed real-time instruction trace. When used for trace, the TRD3, TRD2, TRD1, TRD0 and TRCLK pins should be dedicated for this use. The trace hardware requires a 22 Ohm series resistor between the trace pins and the trace connector.

2.7 External Oscillator Pins

Many MCUs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 8.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is illustrated in Figure 2-3.

FIGURE 2-3: SUGGESTED OSCILLATOR CIRCUIT PLACEMENT



2.7.1 CRYSTAL OSCILLATOR DESIGN CONSIDERATION

The following example assumptions are used to calculate the Primary Oscillator loading capacitor values:

- CIN = PIC32 OSC2 pin capacitance = 4 pF
- COUT = PIC32 OSC1 pin capacitance = 4 pF
- PCB stray capacitance (i.e., 12 mm length) = 2.5 pF
- C1 and C2 are the loading capacitors to use on your Crystal circuit design to guarantee that the effective capacitance as seen by the crystal in circuit meets the crystal manufacturer specification.

From the Crystal manufacturer CLOAD spec:

CLOAD = {([Cin + C1] * [COUT + C2]) / [Cin + C1 + C2 + COUT] } + oscillator PCB stray capacitance

EXAMPLE 2-1: CRYSTAL LOAD CAPACITOR CALCULATION

```
Crystal manufacturer data sheet spec example: \textit{CLOAD} = 15 \textit{pF} Therefore:
```

 $\begin{aligned} \mathit{MFG\ CLoad} &= \{(\ [\mathit{CIN} + \mathit{C1}] * [\mathit{COUT} + \mathit{C2}] \) \ | \ [\mathit{CIN} + \mathit{C1} + \mathit{C2} + \mathit{COUT}] \} \\ &+ \mathit{estimated\ oscillator\ PCB\ stray\ capacitance} \end{aligned}$

Assuming CI = C2 and PIC32 Cin = Cout, the formula can be further simplified and restated to solve for CI and C2 by:

$$C1 = C2 = ((2 * MFG Cload spec) - Cin - (2 * PCB capacitance))$$

= $((2 * 15) - 4 - (2 * 2.5 pF))$
= $(30 - 4 - 5)$
= $21 pF$

Therefore:

 $CI = C2 = 21 \, pF$ is the correct loading capacitors to use on your crystal circuit design to guarantee that the effective capacitance as seen by the crystal in circuit in this example is 15 pF to meet the crystal manufacturer specification.

Note:

Do not add excessive gain such that the oscillator signal is clipped flat on top of the sine wave. If your oscillator signal is clipped, reduce the gain or add a series resistor (Rs) as shown in the "Circuit A" of the Figure 2-4. Failure to do so will stress and reduce the lifetime of the crystal, which might result in a premature failure. When measuring the oscillator signal, the user must use an active-powered scope probe with \leq 1 pF or the scope probe itself will unduly change the gain and Peak-to-Peak oscillator signal levels.

2.7.1.1 Additional Microchip References

- AN588 "PICmicro® Microcontroller Oscillator Design Guide"
- AN826 "Crystal Oscillator Basics and Crystal Selection for rfPIC™ and PICmicro® Devices"
- AN849 "Basic PICmicro® Oscillator Design"

REGISTER 4-6: SBTxELOG1: SYSTEM BUS TARGET 'x' ERROR LOG REGISTER 1 ('x' = 0-13) (CONTINUED)

```
bit 15-8
         INITID<7:0>: Initiator ID of Requester bits
         11111111 = Reserved
         00001111 = Reserved
         00001110 = SDHC
         00001101 = GPU
         00001100 = GLCD
         00001011 = Crypto Engine
         00001010 = Flash Controller
         00001001 = SQI1
         00001000 = CAN2
         00000111 = CAN1
         00000110 = Ethernet Write
         00000101 = Ethernet Read
         00000100 = USB
         00000011 = DMA Write
         00000010 = DMA Read
         00000001 = CPU
         00000000 = Reserved
bit 7-4
         REGION<3:0>: Requested Region Number bits
         1111 - 0000 = Target's region that reported a permission group violation
bit 3
         Unimplemented: Read as '0'
bit 2-0
         CMD<2:0>: Transaction Command of the Requester bits
         111 = Reserved
         110 = Reserved
         101 = Write (a non-posted write)
         100 = Reserved
         011 = Read (a locked read caused by a Read-Modify-Write transaction)
         010 = Read
         001 = Write
         000 = Idle
```

Note: Refer to Table 4-8 for the list of available targets and their descriptions.

TABLE 7-3: INTERRUPT REGISTER MAP (CONTINUED)

ess)		9									Bits								s
Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
07FC	OFF175	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	<17:16>	0000
		15:0			1					VOFF<1									0000
0800	OFF176	31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	VOFF	<17:16>	0000
		15:0								VOFF<1						_	VOEE	<u> </u>	0000
0804	OFF177	31:16 15:0	_	_	_	_	_	_	_	VOFF<1	5:1>	_	_	_	_	_	VOFF	- 17:10>	0000
		31:16	_	_	_	_	_	_	_	VOIT < 1	J. 12	_	_	_	_	_	VOFF		0000
8080	OFF178	15:0								VOFF<1								_	0000
2000	055470	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF	<17:16>	0000
080C	OFF179	15:0								VOFF<1	5:1>							_	0000
0010	OFF180	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	<17:16>	0000
0010	OFF 100	15:0								VOFF<1	5:1>							_	0000
0814	OFF181	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF	<17:16>	0000
		15:0			ı	ı	1		1	VOFF<1				1	ı	1			0000
0818	OFF182	31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	VOFF	<17:16>	0000
		15:0								VOFF<1							VOEE		0000
081C	OFF183	31:16 15:0	_	_	_	_	_	_	_	VOFF<1	<u> </u>	_	_	_	_	_	VOFF	<17:16>	0000
		31:16	_	_	_	_	_		_	VOFF<1	J. 12	_	_	_	_	_	VOEE	<u> </u>	0000
0820	OFF184	15:0								VOFF<1							VOIT	—	0000
		31:16	_	_	_	_	_	_	_	<u> </u>		_	_	_	_	_	VOFF<	<17:16>	0000
0824	OFF185	15:0								VOFF<1	5:1>							_	0000
0000	OFF186	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	<17:16>	0000
0828	OFF 186	15:0								VOFF<1	5:1>							_	0000
082C	OFF187	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF	<17:16>	0000
0020	011107	15:0			ı	ı	ı		ı	VOFF<1	5:1>	1		1	ı	ı	ı	_	0000
0830	OFF188	31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	VOFF	<17:16>	0000
		15:0								VOFF<1							VOEE		0000
0834	OFF189	31:16 15:0	_	_	_	_	_	_	_	VOFF<1	F:1>	_	_	_	_	_	VOFF	<17:16>	0000
		31:16	_	_	_	_	_	_	_	VOFF<1	5.12	_	_	_	_	_	VOEE	<u> </u>	0000
0838	OFF190	15:0								VOFF<1		_	_				VOIT	-	0000
		31:16	_	_	_	_	_	_	_	<u> </u>		_	_	_	_	_	VOFF<	<17:16>	0000
083C	OFF191	15:0								VOFF<1								_	0000
00.40	055400	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF	<17:16>	0000
0840	OFF192	15:0								VOFF<1	5:1>							_	0000
0844	OFF193	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF	<17:16>	0000
0044	OFF 193	15:0								VOFF<1	5:1>	· · · · · ·						_	0000

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, Note 1: and INV Registers" for more information.

This bit is only available on devices with a Crypto module.

8.0 OSCILLATOR CONFIGURATION

Note:

This data sheet summarizes the features of the PIC32MZ DA family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 42.** "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The PIC32MZ DA oscillator system has the following modules and features:

- Five external and internal oscillator options as clock sources
- On-Chip PLL with user-selectable input divider, multiplier and output divider to boost operating frequency on select internal and external oscillator sources
- On-Chip user-selectable divisor postscaler on select oscillator sources
- Software-controllable switching between various clock sources
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown with dedicated Back-up FRC (BFRC)
- Dedicated On-Chip PLL for DDR2 and USB modules
- · Flexible reference clock output
- Multiple clock branches for peripherals for better performance flexibility

A block diagram of the oscillator system is provided in Figure 8-1. The clock distribution is shown in Table 8-1.

REGISTER 8-7: SLEWCON: OSCILLATOR SLEW CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_		_	_	_
22.46	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	_	_	_	_		SYSDIV-	<3:0>(1)	
45.0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
15:8	_	_	_	_	_	(SLWDIV<2:0>	>
7.0	U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R-0, HS, HC
7:0	_	_	_	_	_	UPEN	DNEN	BUSY

Legend:HC = Hardware ClearedHS = Hardware SetR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-20 Unimplemented: Read as '0'

bit 19-16 SYSDIV<3:0>: System Clock Divide Control bits⁽¹⁾

1111 = SYSCLK is divided by 16 1110 = SYSCLK is divided by 15

.....

•

0010 = SYSCLK is divided by 3

0001 = SYSCLK is divided by 2

0000 = SYSCLK is not divided

bit 15-11 Unimplemented: Read as '0'

bit 10-8 SLWDIV<2:0>: Slew Divisor Steps Control bits

These bits control the maximum division steps used when slewing during a frequency change.

111 = Steps are divide by 128, 64, 32, 16, 8, 4, 2, and then no divisor

110 = Steps are divide by 64, 32, 16, 8, 4, 2, and then no divisor

101 = Steps are divide by 32, 16, 8, 4, 2, and then no divisor

100 = Steps are divide by 16, 8, 4, 2, and then no divisor

011 = Steps are divide by 8, 4, 2, and then no divisor

010 = Steps are divide by 4, 2, and then no divisor

001 = Steps are divide by 2, and then no divisor

000 = No divisor is used during slewing

The steps apply in reverse order (i.e., 2, 4, 8, etc.) during a downward frequency change.

bit 7-3 Unimplemented: Read as '0'

bit 2 **UPEN:** Upward Slew Enable bit

1 = Slewing enabled for switching to a higher frequency

0 = Slewing disabled for switching to a higher frequency

bit 1 **DNEN:** Downward Slew Enable bit

1 = Slewing enabled for switching to a lower frequency

0 = Slewing disabled for switching to a lower frequency

bit 0 BUSY: Clock Switching Slewing Active Status bit

1 = Clock frequency is being actively slewed to the new frequency

0 = Clock switch has reached its final value

Note 1: The SYSDIV<3:0> bit settings are ignored if both UPEN and DNEN = 0, and SYSCLK will be divided by 1.

_	
_	ı
U.	
ŏ	
č	
≍	١
\succeq	•
\sim	
Ξ,	ĺ
C	Į
×	١
٠,	
_	
Ŧ	
Ŧ	
7	
H-p	
I H-pa	
I pag	
w	
IF-page	
ge :	
ge :	
w	
ge :	

TABLE 11-1:	USB REGISTER MAP 1	(CONTINUED)	

Page												Bits									
100 100	Virtual Address	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets	
150 150	0000	USB	31:16	_			RX	HUBPRT<6:	:0>	•	•	MULTTRAN		•	RXHU	BADD<6:0>				0000	
Set 1.50	309C		15:0	_	_	_	_	_	_	_	_	_			RXFA	DDR<6:0>				0000	
150 150	2040	US	31:16	_			TX	HUBPRT<6:	0>	•	•	MULTTRAN			TXHU	BADD<6:0>				0000	
SAM SAM	30A0	BE4TXA	15:0	_	_	_	_	_	_	_	_	_			TXFA	DDR<6:0>					
150	2014		31:16	_			RX	HUBPRT<6:	0>			MULTTRAN			RXHU	BADD<6:0>					
SETXA SET SETXA SETXA	30A4	E4RXA	15:0	_	-	_		_		_	_	_			RXFA	DDR<6:0>					
150	3048			_			TX	HUBPRT<6:	0>			MULTTRAN			TXHU	BADD<6:0>					
Serial 1.5	30/10	E5TXA	15:0	_																	
150	30AC		-	_																	
Sep 15	00/10	E5RXA	15:0	_																	
STATE 150	30B0		-	_													0000				
Servar 15:0	ООВО	E6TXA	_	_													0000				
Service 15.0 - - - - - - - - -	30B4		$\overline{}$													0000					
Second S		E6RXA	_	_	RXFADDR<6:0>																
STAN 15:0 - - - - - - - - -	30B8			_		1	TX	HUBPRT<6:	0>			MULTTRAN								0000	
150 150		E71XA	_		_	_	_	_	_	_	_	_									
STACK 15.0	30BC					1		HUBPRT<6:	:0>			MULTTRAN								-	
Signature 100		E/RXA		_	_	_	_	_	_	_	_	_			RXFA	DDR<6:0>					
100 100	3100									Inde	exed by the	same bits in U	SBIE0CSR0								
150 150 150 150 160		EUCSRU																		+	
10	3108									Inde	exed by the	same bits in U	SBIE0CSR2								
Second S																					
10	310C									Inde	exed by the	same bits in U	SBIE0CSR3							-	
1000 1000	-		+																		
118	3110									Inde	exed by the	same bits in U	SBIE1CSR0								
Sec 15:0 15:0 16:0 1			_																	+	
SITE STOCK 15:0	3114									Inde	exed by the	same bits in U	SBIE1CSR1								
15:0 15:0 15:0 16:0	3118	USB								Inde	exed by the	same hits in II	SBIE1CSR2							0000	
SIT ETCSR3 15:0 Indexed by the same bits in USBIE1CSR3	00	E1CSR2	15:0	000										0000							
15:0 15:0 16:0	311C									Inde	exed by the	same bits in U	SBIE1CSR3							-	
Sec 15:0 Indexed by the same bits in USBIE2CSR0		E1CSR3																			
3124 USB 31:16 Indexed by the same hits in USBIE2CSR1	3120		$\overline{}$							Inde	exed by the	same bits in U	SBIE2CSR0								
Indexed by the same bits in USBIE2CSR1	\vdash		_																	-	
	3124	E2CSR1								Inde	exed by the	same bits in U	SBIE2CSR1							-	

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

1: 2: Note Device mode.

Host mode.

Definition for Endpoint 0 (ENDPOINT<3:0> (USBCSR<19:16>) = 0).
Definition for Endpoints 1-7 (ENDPOINT<3:0> (USBCSR<19:16>) = 1 through 7).

REGISTER 11-9: USBIENCSR1: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 1 (ENDPOINT 1-7) (CONTINUED)

- bit 18 **OVERRUN:** Data Overrun Status bit (*Device mode*)
 - 1 = An OUT packet cannot be loaded into the RX FIFO.
 - 0 = Written by software to clear this bit

This bit is only valid when the endpoint is operating in ISO mode. In Bulk mode, it always returns zero.

ERROR: No Data Packet Received Status bit (Host mode)

- 1 = Three attempts have been made to receive a packet and no data packet has been received. An interrupt is generated.
- 0 = Written by the software to clear this bit.

This bit is only valid when the RX endpoint is operating in Bulk or Interrupt mode. In ISO mode, it always returns zero.

- bit 17 FIFOFULL: FIFO Full Status bit
 - 1 = No more packets can be loaded into the RX FIFO
 - 0 = The RX FIFO has at least one free space
- bit 16 RXPKTRDY: Data Packet Reception Status bit
 - 1 = A data packet has been received. An interrupt is generated.
 - 0 = Written by software to clear this bit when the packet has been unloaded from the RX FIFO.

bit 15-11 MULT<4:0>: Multiplier Control bits

For Isochronous/Interrupt endpoints or of packet splitting on Bulk endpoints, multiplies TXMAXP by MULT+1 for the payload size.

For Bulk endpoints, MULT can be up to 32 and defines the number of "USB" packets of the specified payload into which a single data packet placed in the FIFO should be split, prior to transfer. The data packet is required to be an exact multiple of the payload specified by TXMAXP.

For Isochronous/Interrupts endpoints operating in Hi-Speed mode, MULT may be either 2 or 3 and specifies the maximum number of such transactions that can take place in a single microframe.

bit 10-0 RXMAXP<10:0>: Maximum RX Payload Per Transaction Control bits

This field sets the maximum payload (in bytes) transmitted in a single transaction. The value is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in Full-Speed and Hi-Speed operations.

RXMAXP must be set to an even number of bytes for proper interrupt generation in DMA Mode 1.

TABLE 12-13: PERIPHERAL PIN SELECT INPUT REGISTER MAP (CONTINUED)

SS										Е	Bits								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1488	U5RXR	15:0	_	_	_	_	_	_	_	_	_	_	_	_		U5RX	R<3:0>		0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
148C	U5CTSR	15:0	_	_	_	_	_	_	_	_	_	_	_	_		U5CTS	R<3:0>		0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1490	U6RXR	15:0	_	_	_	_	_	_	_	_	_	_	_	_		U6RX	R<3:0>		0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1494	U6CTSR	15:0	_	_	_	_	_	_	_	_	_	_	_	_		U6CTS	R<3:0>		0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
149C	SDI1R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		SDI1F	R<3:0>		0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
14A0	SS1R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		SS1F	<3:0>		0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
14A8	SDI2R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		SDI2F	R<3:0>		0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
14AC	SS2R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		SS2F	2<3:0>		0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
14B4	SDI3R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		SDI3F	R<3:0>		0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
14B8	SS3R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		SS3F	<3:0>		0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
14C0	SDI4R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		SDI4F	R<3:0>		0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
14C4	SS4R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		SS4F	<3:0>		0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
14CC	SDI5R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		SDI5F	R<3:0>		0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
14D0	SS5R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		SS5F	!<3:0>		0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
14D8	SDI6R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		SDI6F	R<3:0>		0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 12-13: PERIPHERAL PIN SELECT INPUT REGISTER MAP (CONTINUED)

SSS		-	Bits																
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1400	SS6R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
14DC	330K	15:0	_	_	_	_	_	_	_	_	_	_	_	_		SS6R	<3:0>		0000
14E0	C1RXR ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
14E0	CIRAR	15:0	I	_	_	I	1	_	1	_	-	_	_	_		C1RX	R<3:0>		0000
14E4	C2RXR ⁽¹⁾	31:16	I	_	_	I	1	_	1	_	-	_	_	_	_	_	_	_	0000
1454	UZKAK''	15:0	-	_		-	_	_	_	_	-	_	_	_		C2RX	R<3:0>		0000
1450	REFCLKI1R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
14E8	REFULKIIR	15:0	_	_	_	_	_	_	_	_	_	_	_	_		REFCLK	I1R<3:0>		0000
1450	REFCLKI3R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
14F0	KEFULKISK	15:0		_	_		_	_	_	_	_	_	_	_		REFCLK	I3R<3:0>		0000
1454	REFCLKI4R	31:16	ı	_	_	ı	_	_		_	-	_	_	_	_	_	_	_	0000
14F4	REFULNIAR	15:0		_	_	-	_	_	_	_	_	_	_	_		REFCLK	I4R<3:0>		0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

16.0 OUTPUT COMPARE

Note:

This data sheet summarizes features of the PIC32MZ Graphics (DA) Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 16. Compare" "Output (DS60001111), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).


The Output Compare module is used to generate a single pulse or a train of pulses in response to selected time base events.

For all modes of operation, the Output Compare module compares the values stored in the OCxR and/or the OCxRS registers to the value in the selected timer. When a match occurs, the Output Compare module generates an event based on the selected mode of operation.

The following are some of the key features of the Output Compare module:

- · Multiple Output Compare modules in a device
- Programmable interrupt generation on compare event
- · Single and Dual Compare modes
- Single and continuous output pulse generation
- · Pulse-Width Modulation (PWM) mode
- Hardware-based PWM Fault detection and automatic output disable
- Programmable selection of 16-bit or 32-bit time bases
- Can operate from either of two available 16-bit time bases or a single 32-bit time base
- ADC event trigger

FIGURE 16-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



- **Note 1:** Where 'x' is shown, reference is made to the registers associated with the respective output compare channels, 1 through 9.
 - 2: The OCFA pin controls the OC1, OC3, and OC7-OC9 channels. The OCFB pin controls the OC4-OC6 channels.
 - **3:** Refer to Table 16-1 for Timerx and Timery selections.
 - 4: The ADC event trigger is only available on OC1,OC3, and OC 5.

32.1 Comparator Control Registers

TABLE 32-1: COMPARATOR REGISTER MAP

SS										Bi	ts								
Virtual Address (BF84_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000	CM1CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
C000	CIVITCON	15:0	ON	COE	CPOL	_	_	_	_	COUT	EVPO	L<1:0>	_	CREF	_	_	CCH	<1:0>	00C3
C010	CM2CON	31:16	-	-	_	_	_	1	1	1	_	_	_	-	-	_	_	_	0000
C010	CIVIZCON	15:0	ON	COE	CPOL	_	_	-	_	COUT	EVPO	L<1:0>	_	CREF	-	_	CCH	<1:0>	00C3
coco	CMSTAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
C060	CIVISTAT	15:0	_	_	SIDL	_	_	_	_	_	_	_	_	_	_	_	C2OUT	C10UT	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

PIC32MZ Graphics (DA) Family

NOTES:

REGISTER 38-6: DDRMEMCFG0: DDR MEMORY CONFIGURATION REGISTER 0

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24	_	APCHRGEN	_		С	LHADDR<4:0)>	
23:16	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10	_	_	_		C	SADDR<4:0	>	
15.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	_	_	_		В	NKADDR<4:0)>	
7:0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	_	_	_		F	RWADDR<4:0	>	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 Unimplemented: Read as '0'

bit 30 APCHRGEN: Automatic Precharge Enable bit

When set, this bit issues an auto-precharge command to close the bank at the end of every user command. If the command accesses more than one bank before completing, all banks accessed are auto-precharged.

1 = Issue an auto-precharged command

0 = Do not issue an auto-precharged command

bit 29 Unimplemented: Read as '0'

bit 28-24 CLHADDR<4:0>: Column Address Shift bits

These bits specify how many bits the controller address must be right-shifted to put the high part of the column address to the immediate left of the low part of the column address. Used in conjunction with CLAD-DRHMSK (DDRMEMCFG3<26:0>) and CLADDRLMASK (DDRMEMCFG3<26:0>).

bit 23-21 Unimplemented: Read as '0'

bit 20-16 CSADDR<4:0>: Chip Select Shift bits

These bits specify which bits of user address space are used to derive the Chip Select address for the DDR memory. Used in conjunction with CSADDRMASK (DDRMEMCFG4<10:8>).

bit 15-13 Unimplemented: Read as '0'

bit 12-8 BNKADDR<4:0>: Bank Address Select Shift bits

These bits specify which bits of user address space are used to derive the bank address for the DDR memory. Used in conjunction with BNKADDRMASK (DDRMEMCFG4<2:0>).

bit 7-5 Unimplemented: Read as '0'

bit 4-0 RWADDR<4:0>: Row Address Select Shift bits

These bits specify which bits of user address space are used to derive the row address for the DDR memory. Used in conjunction with RWADDRMSK (DDRMEMCFG1<12:0>).

NOTES:

44.1 DC Characteristics

TABLE 44-1: OPERATING MIPS VS. VOLTAGE

Characteristic	V _{DDIO} Range	V _{DDCORE}	T B	Max. Frequency	
	(in Volts) (Note 1)	Range (in Volts) (Note 1)	Temp. Range (in °C)	PIC32MZ DA Devices	Comments
DC5	2.2V-3.6V	1.7V-1.9V	-40°C to +85°C	200 MHz	_

Note 1: Overall functional device operation below operating voltages guaranteed (but not characterized) until Reset is issued. All device Analog modules, when enabled, will function, but with degraded performance below operating voltages. Refer to Table 44-5 for Reset values.

TABLE 44-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min.	Тур.	Max.	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+125	°C
Operating Ambient Temperature Range	TA	-40	_	+85	°C
Power Dissipation: Internal Chip Power Dissipation: PINT = VDDIO x (IDD – S IOH)	PD	PINT + PI/O		W	
I/O Pin Power Dissipation: PI/O = S (({VDDIO – VOH} x IOH) + S (VOL x IOL))					
Maximum Allowed Power Dissipation	PDMAX	(ΓJ – TA)/θ、	JA .	W

TABLE 44-3: THERMAL PACKAGING CHARACTERISTICS

Characteristics	Symbol	Тур.	Max.	Unit	Notes
Package Thermal Resistance, 169-pin LFBGA (11x11x1.4 mm)	θЈА	25	_	°C/W	1
Package Thermal Resistance, 169-pin LFBGA (11x11x1.56 mm)	θЈА	24	_	°C/W	1,2
Package Thermal Resistance, 176-pin LQFP (20x20x1.45 mm)	θЈА	17	_	°C/W	1
Package Thermal Resistance, 176-pin LQFP (20x20x1.45 mm)	θЈА	19	_	°C/W	1,2
Package Thermal Resistance, 288-pin LFBGA (15x15x1.4 mm)	θЈА	22		°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

^{2:} Devices with internal DDR2 SDRAM.

FIGURE 44-5: EXTERNAL RESET TIMING CHARACTERISTICS




TABLE 44-31: RESETS TIMING

AC CHARACTERISTICS			Standard Operating Conditions: $V_{DDIO} = 2.2V$ to 3.6V, $V_{DDCORE} = 1.7V$ to 1.9V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Param. No.	Symbol Characteristics\''		Min.	Typ. ⁽²⁾	Max.	Units	Conditions
SY00	Tpu	Power-up Period Internal Voltage Regulator Enabled	_	400	600	μS	_
SY02	TSYSDLY	System Delay Period: Time Required to Reload Device Configuration Fuses plus SYSCLK Delay before First instruction is Fetched.	_	1 μs + 8 SYSCLK cycles	_	_	_
SY20	TMCLR	MCLR Pulse Width (low)	2	_	_	μS	_
SY30	TBOR	BOR Pulse Width (low)	_	1	_	μS	_

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Characterized by design but not tested.

TABLE 44-48: TEMPERATURE SENSOR SPECIFICATIONS

AC CHARACTERISTICS		Standard Operating Conditions: $V_{DDIO} = 2.2V$ to 3.6V, $V_{DDCORE} = 1.7V$ to 1.9V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param. No.	Symbol	Characteristics	Min.	Тур.	Max.	Units	Conditions	
TS10	VTS	Rate of Change	_	5	_	mV/°C	_	
TS11	TR	Resolution	-2		+2	°C	_	
TS12	IVTEMP	Voltage Range	0.5	_	1.5	V	_	
TS13	TMIN	Minimum Temperature	_	-40	_	°C	IVTEMP = 0.5V	
TS14	Тмах	Maximum Temperature	_	160		°C	IVTEMP = 1.5V	


Note 1: The temperature sensor is functional at VBORIOMIN < VDDIO < VDDIOMIN, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.


DS60001361F-page 789

45.0 AC AND DC CHARACTERISTICS GRAPHS

Note: The graphs provided are a statistical summary based on a limited number of samples and are provided for design guidance purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

FIGURE 45-1: VoH – 4x DRIVER PINS








FIGURE 45-2: Vol – 4x DRIVER PINS





FIGURE 45-4: Vol – 8x DRIVER PINS



WDTCON (Watchdog Timer Control)315,	
Revision History	
RTCALRM (RTC ALARM Control)	323
S	
Serial Peripheral Interface (SPI)	329
Serial Quad Interface (SQI)	339
Software Simulator (MPLAB SIM)	729
Special Features	695
Т	
Timer1 Module	285
Timer2/3, Timer4/5, Timer6/7, and Timer8/9 Modules	289
Timing Diagrams	
CAN I/O	773
EJTAG	788
External Clock	750
I/O Characteristics	754
I2Cx Bus Data (Master Mode)	769
I2Cx Bus Data (Slave Mode)	771
I2Cx Bus Start/Stop Bits (Master Mode)	769
I2Cx Bus Start/Stop Bits (Slave Mode)	771
Input Capture (CAPx)	759
OCx/PWM	760
Output Compare (OCx)	760
Parallel Master Port Read	779
Parallel Master Port Write	780
Parallel Slave Port	778
SPIx Master Mode (CKE = 0)	761
SPIx Master Mode (CKF = 1)	763

SPIx Slave Mode (CKE = 0)	765
SPIx Slave Mode (CKE = 1)	766
Timer1, 2, 3, 4, 5 External Clock	
UART Reception	382
UART Transmission (8-bit or 9-bit Data)	382
Timing Requirements	
ČLKO and I/O	754
Timing Specifications	
CAN I/O Requirements	773
I2Cx Bus Data Requirements (Master Mode)	769
I2Cx Bus Data Requirements (Slave Mode)	
Input Capture Requirements	
Output Compare Requirements	760
Simple OCx/PWM Mode Requirements	
SPIx Master Mode (CKE = 0) Requirements	762
SPIx Master Mode (CKE = 1) Requirements	764
SPIx Slave Mode (CKE = 1) Requirements	766
SPIx Slave Mode Requirements (CKE = 0)	765
U	
UART	375
USB Interface Diagram	
OOD IIIteriace Diagram	200
V	
Voltage Regulator (On-Chip)	723
W	
Watchdog Timer and Power-up Timer SFR Summary	684
WWW Address	
WWW, On-Line Support	15