

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, HLVD, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	120
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	640K × 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 45x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP Exposed Pad
Supplier Device Package	176-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1064dah176t-i-2j

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

			(	-							
Pin Name		Pin Numbe	r	Pin -	Buffer	Description					
	169-pin LFBGA	176-pin LQFP	288-pin LFBGA	Туре	Туре						
VSS1V8	G4, H4, J4, K4, L4, L5	See Note 1	D3, F6, F7, F8, G6, G7, G8, G9, H9, J9, K9, L9, M6, M7, M8, M9, N6, N7, N8, N9, R4	Ρ	_	Ground reference for DDR2 SDRAM memory.					
				Vol	tage Refere	ence					
DDRVREF	F4 (Note 3)	66 ( <b>Note 3</b> )	J11	Р	—	1.8V Voltage Reference to DDR2 SDRAM memory.					
VREF+	C10	2	C15	I	Analog	Analog Voltage Reference (High) Input					
VREF-	B11	1	A17	I	Analog	Analog Voltage Reference (Low) Input					
Legend:	ST = Schmi	itt Trigger in	atible input o put with CM stor Logic in	OS levels	O =	og = Analog input P = Power Output I = Input = Peripheral Pin Select					

## TABLE 1-23: POWER, GROUND, AND VOLTAGE REFERENCE PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: The metal plane at the bottom of the device is internally tied to VSS1V8 and must be connected to 1.8V ground externally.

**2:** This pin must be tied to Vss through a 20k  $\Omega$  resistor in devices without DDR.

**3:** This pin is a No Connect in devices without DDR.

#### **TABLE 7-3: INTERRUPT REGISTER MAP (CONTINUED)**

ess)		е									Bits								s
Virtual Address (BF81_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	OFF098	31:16			—	—	—	—	—	—	—		—	—	—	—	VOFF<	:17:16>	0000
0000	011000	15:0								VOFF<1								—	0000
06CC	OFF099	31:16	_	—	_	_	_	—	—	_	—		—	_	—		VOFF<	17:16>	0000
		15:0		-		-				VOFF<1			-	-	-				0000
06D0	OFF100	31:16	_	—	_	_	_	_	_		-	—	—	_	—	—	VOFF<	:17:16>	0000
		15:0 31:16								VOFF<1				1			VOFF<		0000
06D4	OFF101	15:0	_	—	_		_	_	—	VOFF<1	5:1>		—	_	—	—	VOFF		0000
		31.16	_	_	_			_	_		J. 12		_			_	VOEE	:17:16>	0000
06D8	OFF102	15:0								VOFF<1	5.1>						VOIT	_	0000
		31.16			_	_	_	_	_	_	_		_	_	_	_	VOFF<	:17:16>	0000
06DC	OFF103	15:0								VOFF<1	5:1>								0000
0050	055404	31:16	_	_	_	_	—	—	—	—	—		—	_	_	_	VOFF<	:17:16>	0000
06E0	OFF104	15:0		•		•				VOFF<1	5:1>	•	•		•		•	_	0000
0654	OFF105	31:16	_	—	_	—		-			—	—	—	—	—	_	VOFF<	:17:16>	0000
0024	OFF 105	15:0			-					VOFF<1	5:1>			-			-	_	0000
06E8	OFF106	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<	:17:16>	0000
		15:0								VOFF<1									0000
06EC	OFF107	31:16	_	—	—	—	—	—	—	—	_		_	_	—		VOFF<	:17:16>	0000
		15:0			1					VOFF<1							VOFF	—	0000
06F4	OFF109	31:16 15:0	—	—	—	—	—	—	—			_	—	—	—	—	VOFF<	:17:16>	0000
		31:16	_							V0FF<1							VOEE		0000
06F8	OFF110	15:0	_	_	_		_	_	_	VOFF<1		_	_	_	_		VOFF		0000
		31.16	_	_	_		_	_		-		_	_	_			VOFE	:17:16>	0000
06FC	OFF111	15:0								VOFF<1	5:1>						VOIT	_	0000
		21.16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	:17:16>	0000
0700	OFF112	15:0								VOFF<1	5:1>								0000
0704	OFF113	31:16	—	—	_	—	_	_	_	_	—		—	—	—	_	VOFF<	:17:16>	0000
0704	OFFIIS	15:0								VOFF<1	5:1>							_	0000
0708	OFF114	31:16	—	—	_	—	_	_	_	_	—		_	_	_		VOFF<	:17:16>	0000
0,00	<u> </u>	15:0								VOFF<1								—	0000
070C	OFF115	31:16	—	—	_	-	_	—	—		—	—	—	—	—	—	VOFF<	:17:16>	0000
		15:0			-					VOFF<1							1/05-	-	0000
0710	OFF116	31:16	_	—		-	_	—	—			_	—	-	-	—	VOFF<	:17:16>	0000
		15:0	_							VOFF<1	>	_	_	_		_	VOFF<		0000
0714	OFF117	31:16 15:0	_	_	_	_	_	_	_	VOFE-1	5:1>	—	_	_	_	—	VUFF<		0000
Legen				VOFF<15:1>0000 n value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.															

All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information. Note 1:

This bit is only available on devices with a Crypto module. 2:

#### **REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER**

- bit 10-8 NOSC<2:0>: New Oscillator Selection bits 111 = System PLL (SPLL) 110 = Reserved 101 = Internal Low-Power RC (LPRC) Oscillator 100 = Secondary Oscillator (Sosc) 011 = Reserved 010 = Primary Oscillator (Posc) (HS or EC) 001 = System PLL (SPLL) 000 = Internal Fast RC (FRC) Oscillator divided by FRCDIV<2:0> bits (FRCDIV) On Reset, these bits are set to the value of the FNOSC<2:0> Configuration bits (DEVCFG1<2:0>). bit 7 **CLKLOCK:** Clock Selection Lock Enable bit 1 = Clock and PLL selections are locked 0 = Clock and PLL selections are not locked and may be modified bit 6-5 Unimplemented: Read as '0'
- SLPEN: Sleep Mode Enable bit bit 4
  - 1 = Device will enter Sleep mode when a WAIT instruction is executed
  - 0 = Device will enter Idle mode when a WAIT instruction is executed
- bit 3 CF: Clock Fail Detect bit
  - 1 = FSCM has detected a clock failure
  - 0 = No clock failure has been detected
- bit 2 Unimplemented: Read as '0'
- bit 1 SOSCEN: Secondary Oscillator (Sosc) Enable bit
  - 1 = Enable Secondary Oscillator
  - 0 = Disable Secondary Oscillator
- **OSWEN:** Oscillator Switch Enable bit<sup>(1)</sup> bit 0
  - 1 = Initiate an oscillator switch to selection specified by NOSC<2:0> bits
  - 0 = Oscillator switch is complete
- Note 1: The reset value for this bit depends on the setting of the IESO bit (DEVCFG1<7>). When IESO = 1, the reset value is '1'. When IESO = 0, the reset value is '0'.

Writes to this register require an unlock sequence. Refer to Section 42. "Oscillators with Enhanced PLL" Note: (DS60001250) in the "PIC32 Family Reference Manual" for details.

#### 10.1 DMA Control Registers

#### TABLE 10-1: DMA GLOBAL REGISTER MAP

ess		0			Bits														ŝ
Virtual Address (BF81_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
1000	DMACON	31:16	_	_	_	-	-	_	_	—	_	_	—	_	-	—	—	_	0000
1000		15:0	ON	_	_	SUSPEND	DMABUSY	_	_	_	_	—	_	_	_	_	—	_	0000
1010	DMASTAT	31:16	RDWR	_	_	_	—	_	_	_	_	—	_	_	_	_	—	_	0000
1010	DIVIASTAT	15:0	—	_	-	—	—	_	_	_	_	—	—	—	—	C	MACH<2:0	>	0000
1020	DMAADDR	31:16								DMAADD	D-21:05								0000
	DIVIAADDR	15:0								DIVIAADL	/K<31.02								0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

#### TABLE 10-2: DMA CRC REGISTER MAP

5	er 1)	0								Bi	ts								
Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets	
DCRCCON	31:16	—	_	BYTO	<1:0>	WBO	—	_	BITO	_	—	_	_	_	—	_	_	0000	
	15:0	—	_	_		PLEN<4:0> CRCEN CRCAPP CRCTYP — — CRCC							RCCH<2:0>		0000				
	31:16									TA -21:05								0000	
JURUDAIA	15:0	DCRCDATA<31:0>											0000						
	31:16								DCBCVC	D-21:05								0000	
DURUXUR	15:0	DCRCXOR<31:0>										0000							
2		DCRCCON 31:16 15:0 DCRCDATA 31:16 15:0 DCRCCATA 31:16 DCRCXOR 31:16	***         **         **         31/15           DCRCCON         31:16         —           15:0         —           DCRCDATA         31:16           15:0         —           DCRCCARA         31:16           DCRCXOR         31:16	No         No<	***         **         **         31/15         30/14         29/13           DCRCCON         31:16         —         —         BYTO           DCRCCDATA         31:16         —         —         —           DCRCCDATA         31:16	***     **     **     *	Note: Sec: Sec: Sec: Sec: Sec: Sec: Sec: Se	Note: Sec: Sec: Sec: Sec: Sec: Sec: Sec: Se	***     **     **     *	bring         bring         31/15         30/14         29/13         28/12         27/11         26/10         25/9         24/8           DCRCCON         31:16         —         —         BYTO<1:0>         WBO         —         —         BITO           DCRCCON         31:16         —         —         —         PLEN<4:0>         DCRCCDATA           31:16	Normalize         Normalize <t< td=""><td>bring         bring         31/15         30/14         29/13         28/12         27/11         26/10         25/9         24/8         23/7         22/6           DCRCCON         31:16         -         -         BYTO&lt;1:0&gt;         WBO         -         -         BITO         -         DCRCCAR         31:10         31:16         -         -         -         DCRCXOR         31:10         DCRCXOR         DCRCXOR         DCRCXOR         DCRCXOR</td><td>break         break         31/15         30/14         29/13         28/12         27/11         26/10         25/9         24/8         23/7         22/6         21/5           DCRCCON         31:16           BYTO&lt;1:0&gt;         WBO           BITO   DCRCX0R         31:10         DCRCX0R &lt;31:0&gt;         DCRCX0R &lt;31:0&gt;         DCRCX0R &lt;31:0&gt;         DCRCX0R &lt;31:0&gt;         DCRCX0R &lt;31:0&gt;         DCRCX0R &lt;31:0&gt;         DCRCX0R &lt;31:0&gt;</td><td>bring         bring         31/15         30/14         29/13         28/12         27/11         26/10         25/9         24/8         23/7         22/6         21/5         20/4           DCRCCON         31:16         -         -         BYTO&lt;1:0&gt;         WBO         -         -         BITO         -</td><td>break         break         <th< td=""><td>break     break     break</td><td>break       break       <th< td=""><td><math display="block">\frac{1}{100} \frac{1}{100} \frac{1}</math></td></th<></td></th<></td></t<>	bring         bring         31/15         30/14         29/13         28/12         27/11         26/10         25/9         24/8         23/7         22/6           DCRCCON         31:16         -         -         BYTO<1:0>         WBO         -         -         BITO         -         DCRCCAR         31:10         31:16         -         -         -         DCRCXOR         31:10         DCRCXOR         DCRCXOR         DCRCXOR         DCRCXOR	break         break         31/15         30/14         29/13         28/12         27/11         26/10         25/9         24/8         23/7         22/6         21/5           DCRCCON         31:16           BYTO<1:0>         WBO           BITO   DCRCX0R         31:10         DCRCX0R <31:0>         DCRCX0R <31:0>         DCRCX0R <31:0>         DCRCX0R <31:0>         DCRCX0R <31:0>         DCRCX0R <31:0>         DCRCX0R <31:0>	bring         bring         31/15         30/14         29/13         28/12         27/11         26/10         25/9         24/8         23/7         22/6         21/5         20/4           DCRCCON         31:16         -         -         BYTO<1:0>         WBO         -         -         BITO         -	break         break <th< td=""><td>break     break     break</td><td>break       break       <th< td=""><td><math display="block">\frac{1}{100} \frac{1}{100} \frac{1}</math></td></th<></td></th<>	break     break	break       break <th< td=""><td><math display="block">\frac{1}{100} \frac{1}{100} \frac{1}</math></td></th<>	$\frac{1}{100} \frac{1}{100} \frac{1}$	

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

#### REGISTER 11-11: USBIENCSR3: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 3 (ENDPOINT 1-7) (CONTINUED)

#### bit 15-8 **RXINTERV<7:0>:** Endpoint RX Polling Interval/NAK Limit bits

For Interrupt and Isochronous transfers, this field defines the polling interval for the endpoint. For Bulk endpoints, this field sets the number of frames/microframes after which the endpoint should time out on receiving a stream of NAK responses.

The following table describes the valid values and meaning for this field:

Transfer Type	Speed	Valid Values (m)	Interpretation
Interrupt	Low/Full	0x01 to 0xFF	Polling interval is 'm' frames.
	High	0x01 to 0x10	Polling interval is 2 <sup>(m-1)</sup> frames.
Isochronous	Full or High	0x01 to 0x10	Polling interval is 2 <sup>(m-1)</sup> frames/microframes.
Bulk	Full or High	0x02 to 0x10	NAK limit is 2 <sup>(m-1)</sup> frames/microframes. A value of '0' or '1' disables the NAK time-out function.

bit 7-6 **SPEED<1:0>:** RX Endpoint Operating Speed Control bits

- 11 = Low-Speed
- 10 = Full-Speed
- 01 = Hi-Speed
- 00 = Reserved

#### bit 5-4 **PROTOCOL<1:0>:** RX Endpoint Protocol Control bits

- 11 = Interrupt
- 10 = Bulk
- 01 = Isochronous
- 00 = Control

#### bit 3-0 **TEP<3:0>:** RX Target Endpoint Number bits

This value is the endpoint number contained in the TX endpoint descriptor returned to the USB module during device enumeration.

The timer source for each Input Capture module depends on the setting of the ICACLK bit in the CFGCON register. The available configurations are shown in Table 15-1.

TABLE 15-1:	TIMER SOURCE
	CONFIGURATIONS

Input Capture Module	Timerx	Timery
ICACLK (CFGCC	<b>)N&lt;17&gt;) =</b> 0	
IC1	Timer2	Timer3
•	•	•
•	•	•
•	•	•
IC9	Timer 2	Timer 3
ICACLK (CFGCC	N<17>) = 1	
IC1	Timer4	Timer5
IC2	Timer4	Timer5
IC3	Timer4	Timer5
IC4	Timer2	Timer3
IC5	Timer2	Timer3
IC6	Timer2	Timer3
IC7	Timer6	Timer7
IC8	Timer6	Timer7
IC9	Timer6	Timer7

# REGISTER 20-2: RTCALRM: REAL-TIME CLOCK ALARM CONTROL REGISTER (CONTINUED) bit 7-0 ARPT<7:0>: Alarm Repeat Counter Value bits<sup>(2)</sup> 11111111 = Alarm will trigger 256 times . . 00000000 = Alarm will trigger one time The counter decrements on any alarm event. The counter only rolls over from 0x00 to 0xFF if CHIME = 1.

- **Note 1:** Hardware clears the ALRMEN bit anytime the alarm event occurs, when ARPT<7:0> = 00 and CHIME = 0.
  - 2: This field should not be written when the RTCC ON bit = '1' (RTCCON<15>) and ALRMSYNC = 1.

Note: This register is reset only on a Power-on Reset (POR).

Bit 24/16/8/0	Bit 25/17/9/1	Bit 26/18/10/2	Bit 27/19/11/3	Bit 28/20/12/4	Bit 29/21/13/5	Bit 30/22/14/6	Bit 31/23/15/7	Bit Range	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	24.24	
>	RMCNT<2:0	F	FRMSYPW	IPOL MSSEN FRMS		FRMSYNC	FRMEN	31:24	
R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	00.40	
ENHBUF <sup>(1)</sup>	SPIFE	_	—	—	—	—	MCLKSEL <sup>(1)</sup>	23:16	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	15.0	
CKE <sup>(2)</sup>	SMP	MODE16	MODE32	DISSDO <sup>(4)</sup>	SIDL	—	ON	15:8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	7:0	
EL<1:0>	SRXIS	L<1:0>	STXISE	DISSDI <sup>(4)</sup>	MSTEN	CKP <sup>(3)</sup>	SSEN	7:0	
					-			7:0	

#### REGISTER 21-1: SPIxCON: SPI CONTROL REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31 FRMEN: Framed SPI Support bit

- 1 = Framed SPI support is enabled (SSx pin used as FSYNC input/output)
  - 0 = Framed SPI support is disabled
- bit 30 **FRMSYNC:** Frame Sync Pulse Direction Control on <u>SSx</u> pin bit (Framed SPI mode only)
  - 1 = Frame sync pulse input (Slave mode)
  - 0 = Frame sync pulse output (Master mode)
- bit 29 FRMPOL: Frame Sync Polarity bit (Framed SPI mode only)
  - 1 = Frame pulse is active-high
  - 0 = Frame pulse is active-low
- bit 28 MSSEN: Master Mode Slave Select Enable bit
  - 1 = Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit.
  - 0 = Slave select SPI support is disabled.
- bit 27 FRMSYPW: Frame Sync Pulse Width bit
  - 1 = Frame sync pulse is one character wide
  - 0 = Frame sync pulse is one clock wide
- bit 26-24 **FRMCNT<2:0>:** Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode.
  - 111 = Reserved
  - 110 = Reserved
  - 101 = Generate a frame sync pulse on every 32 data characters
  - 100 = Generate a frame sync pulse on every 16 data characters
  - 011 = Generate a frame sync pulse on every 8 data characters
  - 010 = Generate a frame sync pulse on every 4 data characters
  - 001 = Generate a frame sync pulse on every 2 data characters
  - 000 = Generate a frame sync pulse on every data character
- bit 23 MCLKSEL: Master Clock Enable bit<sup>(1)</sup> 1 = REFCLKO1 is used by the Baud Rate Generator
  - 0 = PBCLK2 is used by the Baud Rate Generator
- bit 22-18 Unimplemented: Read as '0'
- **Note 1:** This bit can only be written when the ON bit = 0. Refer to **Section 44.0** "**Electrical Characteristics**" for maximum clock frequency requirements.
  - 2: This bit is not used in the Framed SPI mode. The user should program this bit to '0' for the Framed SPI mode (FRMEN = 1).
  - **3:** When AUDEN = 1, the SPI/I<sup>2</sup>S module functions as if the CKP bit is equal to '1', regardless of the actual value of the CKP bit.
  - 4: This bit present for legacy compatibility and is superseded by PPS functionality on these devices (see Section 12.4 "Peripheral Pin Select (PPS)" for more information).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24	_	—	_	_	_	_	_	_		
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23:16	—	—	_	_	—	—	_	—		
45.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	—	—	_	_	DEVSE	EL<1:0>	MODEBY	TES<1:0>		
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0	7:0 MODECODE<7:0>									

#### REGISTER 22-2: SQI1XCON2: SQI XIP CONTROL REGISTER 2

#### Legend:

5				
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

#### bit 31-12 **Unimplemented:** Read as '0'

- bit 11-10 **DEVSEL<1:0>:** Device Select bits
  - 11 = Reserved
  - 10 = Reserved
  - 01 = Device 1 is selected
  - 00 = Device 0 is selected

#### bit 9-8 MODEBYTES<1:0>: Mode Byte Cycle Enable bits

- 11 = Three cycles
- 10 = Two cycles
- 01 = One cycle
- 00 = Zero cycles

#### bit 7-0 MODECODE<7:0>: Mode Code Value bits

These bits contain the 8-bit code value for the mode bits.

#### TABLE 29-2: ADC REGISTER MAP (CONTINUED)

Ś		ø					-			Bit	S					-	-	-	
Address But Address	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	
A34 ADCE	DATA13	31:16			<u>.</u>	<u> </u>				DATA<	31:16>		1			•			C
		15:0								DATA<	15:0>								
38 ADCE	DATA14	31:16								DATA<	31:16>								
		15:0								DATA<	15:0>								
A3C ADCE	DATA15	31:16								DATA<	31:16>								
		15:0								DATA<	15:0>								
A40 ADCE	DATA16	31:16								DATA<									
		15:0								DATA<	15:0>								
A44 ADCE	DATA17	31:16								DATA<	31:16>								
		15:0								DATA<									
A48 ADCE	DATA18	31:16								DATA<	31:16>								
		15:0								DATA<	15:0>								
A4C ADCE	DATA19	31:16								DATA<									
		15:0								DATA<									
BA50 ADCE	DATA20	31:16								DATA<	31:16>								
		15:0								DATA<	15:0>								
BA54 ADCE	DATA21	31:16								DATA<									
		15:0								DATA<									
BA58 ADCE	DATA22	31:16								DATA<									
		15:0								DATA<									
BA5C ADCE	DATA23	31:16								DATA<									
		15:0								DATA<									
BA60 ADCE	DATA24	31:16								DATA<									
		15:0								DATA<									
BA64 ADCE	DATA25	31:16								DATA<									
		15:0								DATA<									
BA68 ADCE	DATA26	31:16								DATA<									
		15:0								DATA<									
BA6C ADCE	DATA27	31:16								DATA<									
		15:0								DATA<									
BA70 ADCE	DATA28	31:16								DATA<									
		15:0								DATA<									
BA74 ADCE	DATA29	31:16								DATA<									
		15:0								DATA<									
BA78 ADCE	DATA30	31:16								DATA<									
		15:0								DATA<									
BA7C ADCE	DATA31	31:16								DATA<									
		15:0								DATA<	15:0>								

DS60001361F-page 442

#### **REGISTER 29-18: ADCTRG2: ADC TRIGGER SOURCE 2 REGISTER**

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31.24	—	—	—		Т	RGSRC7<4:0	7<4:0>			
23:16	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23.10	—	—	—		Т	RGSRC6<4:0	)>			
15:8	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15.0	—	—	—		Т	RGSRC5<4:0	)>			
7:0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7.0		_	_		Т	RGSRC4<4:0	)>			

#### Legend:

R = Readable bit -n = Value at POR '1' = Bit is set

W = Writable bit

U = Unimplemented bit, read as '0' '0' = Bit is cleared x = Bit is unknown

#### bit 31-29 Unimplemented: Read as '0'

bit 28-24 TRGSRC7<4:0>: Trigger Source for Conversion of Analog Input AN7 Select bits 11111 = Reserved

- 11110 = Reserved 11101 = CTMU Event 11100 = Reserved 01110 = Reserved 01101 = CTMU Event 01100 = Comparator 2 (C2OUT) (1) 01011 = Comparator 1 (C1OUT) (1) 01010 = OCMP5 (1) 01001 = OCMP3<sup>(1)</sup> 01000 = OCMP1 (1) 00111 = TMR5 match 00110 = TMR3 match 00101 = TMR1 match 00100 = INTO External interrupt 00011 = STRIG 00010 = Global level software trigger (GLSWTRG) 00001 = Global software edge trigger (GSWTRG) 00000 = No Trigger For STRIG, in addition to setting the trigger, it also requires programming of the STRGSRC<4:0> bits (ADCCON1<20:16>) to select the trigger source, and requires the appropriate CSS bits to be set in the ADCCSSx registers. bit 23-21 Unimplemented: Read as '0' bit 20-16 TRGSRC6<4:0>: Trigger Source for Conversion of Analog Input AN6 Select bits See bits 28-24 for bit value definitions. bit 15-13 Unimplemented: Read as '0' bit 12-8 TRGSRC5<4:0>: Trigger Source for Conversion of Analog Input AN5 Select bits See bits 28-24 for bit value definitions. bit 7-5 Unimplemented: Read as '0'
- bit 4-0 TRGSRC4<4:0>: Trigger Source for Conversion of Analog Input AN4 Select bits See bits 28-24 for bit value definitions.
- Note 1: The rising edge of the module output signal triggers an ADC conversion. See Figure 16-1 in 16.0 "Output Compare" and Figure 32-1 in 32.0 "Comparator" for more information.

### REGISTER 31-11: ETHRXFC: ETHERNET CONTROLLER RECEIVE FILTER CONFIGURATION REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—			_	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—			_	—	—
15:8	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.0	HTEN	MPEN	—	NOTPM		PMMODE	<3:0>	
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	CRCERREN	CRCOKEN	RUNTERREN	RUNTEN	UCEN	NOTMEEN	MCEN	BCEN

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-16 Unimplemented: Read as '0'

- bit 15 **HTEN:** Enable Hash Table Filtering bit
  - 1 = Enable Hash Table Filtering
    - 0 = Disable Hash Table Filtering
- bit 14 **MPEN:** Magic Packet<sup>™</sup> Enable bit 1 = Enable Magic Packet Filtering 0 = Disable Magic Packet Filtering
  - 0 = Disable Magic Packet Filtering
- bit 13 Unimplemented: Read as '0'
- bit 12 NOTPM: Pattern Match Inversion bit

1 = The Pattern Match Checksum must not match for a successful Pattern Match to occur

0 = The Pattern Match Checksum must match for a successful Pattern Match to occur

This bit determines whether Pattern Match Checksum must match in order for a successful Pattern Match to occur.

- bit 11-8 **PMMODE<3:0>:** Pattern Match Mode bits
  - 1001 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Packet = Magic Packet)<sup>(1,3)</sup>
  - 1000 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Hash Table Filter match)<sup>(1,1)</sup>
  - 0111 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Broadcast Address)<sup>(1)</sup>
  - 0110 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Broadcast Address)<sup>(1)</sup>
  - 0101 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Unicast Address)<sup>(1)</sup>
  - 0100 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Unicast Address)<sup>(1)</sup>
  - 0011 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Station Address)<sup>(1)</sup>
  - 0010 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Station Address)<sup>(1)</sup>
  - 0001 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches)<sup>(1)</sup>
  - 0000 = Pattern Match is disabled; pattern match is always unsuccessful

Note 1: XOR = True when either one or the other conditions are true, but not both.

- 2: This Hash Table Filter match is active regardless of the value of the HTEN bit.
- 3: This Magic Packet Filter match is active regardless of the value of the MPEN bit.

**Note 1:** This register is only used for RX operations.

2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
31.24		—	_	—	—	_	_	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
15:8	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	R-0
15.0	ON	COE	CPOL <sup>(1)</sup>	—	—	—	—	COUT
7:0	R/W-1	R/W-1	U-0	R/W-0	U-0	U-0	R/W-1	R/W-1
7:0	EVPOL	_<1:0>		CREF			CCH	<1:0>

#### REGISTER 32-1: CMxCON: COMPARATOR CONTROL REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 31-26 Unimplemented: Read as '0'
- bit 25-24 Unimplemented: Read as '0'

#### bit 23-16 Unimplemented: Read as '0'

- bit 15 ON: Comparator ON bit
  - 1 = Module is enabled. Setting this bit does not affect the other bits in this register
  - 0 = Module is disabled and does not consume current. Clearing this bit does not affect the other bits in this register
- bit 14 COE: Comparator Output Enable bit
  - 1 = Comparator output is driven on the output CxOUT pin
  - 0 = Comparator output is not driven on the output CxOUT pin
- bit 13 **CPOL:** Comparator Output Inversion bit<sup>(1)</sup>
  - 1 = Output is inverted
  - 0 = Output is not inverted
- bit 12-9 Unimplemented: Read as '0'
- bit 8 COUT: Comparator Output bit
  - 1 = Output of the Comparator is a '1'
  - 0 = Output of the Comparator is a '0'
- bit 7-6 EVPOL<1:0>: Interrupt Event Polarity Select bits
  - 11 = Comparator interrupt is generated on a low-to-high or high-to-low transition of the comparator output
  - 10 = Comparator interrupt is generated on a high-to-low transition of the comparator output
  - 01 = Comparator interrupt is generated on a low-to-high transition of the comparator output
  - 00 = Comparator interrupt generation is disabled
- bit 5 Unimplemented: Read as '0'
- bit 4 CREF: Comparator Positive Input Configure bit
  - 1 = Comparator non-inverting input is connected to the internal CVREF
  - 0 = Comparator non-inverting input is connected to the CXINA pin
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 CCH<1:0>: Comparator Negative Input Select bits for Comparator
  - 11 = Comparator inverting input is connected to the IVREF
  - 10 = Comparator inverting input is connected to the CxIND pin
  - 01 = Comparator inverting input is connected to the CxINC pin
  - 00 = Comparator inverting input is connected to the CxINB pin
- **Note 1:** Setting this bit will invert the signal to the comparator interrupt generator as well. This will result in an interrupt being generated on the opposite edge from the one selected by EVPOL<1:0>.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
51.24		_	—	—	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		_	—	—	—	—	—	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
10.0		_	—	—	—	—	—	—
7:0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
7.0				RQPEI	R<7:0>			

#### REGISTER 38-3: DDRRQPER: DDR REQUEST PERIOD REGISTER

# Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 RQPER<7:0>: Request Period bits

These bits in conjunction with the MINCMD<7:0> bits (DDRMINCMD<7:0>), determine the percentage of total bandwidth that is allocated to the target. If the number of DDR bursts specified by MINCMD<7:0> are not serviced for the target when it has been requesting access for (RQPER<7:0> \* 4) number of clocks, the target's requests are treated with high priority until this condition becomes satisfied.

Note: The TSEL<7:0> bits (DDRTSEL<7:0>) must be programmed with the target number multiplied by the size of the MINLIMIT field (5) before this register is used to program the minimum burst limit for that target.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	_	_	—
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	—	—	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
10.0	—	—	—	—	—	_	_	—
7:0	U-0	U-0	U-0	U-0	R/W-0	U-0	U-0	U-0
7.0		_	_	_	HALFRATE			_

#### REGISTER 38-21: DDRMEMWIDTH: DDR MEMORY WIDTH REGISTER

#### Legend:

8			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-4 Unimplemented: Read as '0'

bit 3 HALFRATE: Half-rate Mode bit

The PIC32 always operates in Half-rate mode. This bit must be set during initialization.

1 = Half-rate mode

0 = Full-rate mode

bit 2-0 Unimplemented: Read as '0'

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
04.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
31:24	DATA<31:24>											
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
23:16	DATA<23:16>											
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
15:8				DATA	<15:8>							
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
7:0	DATA<7:0>											

#### REGISTER 39-5: SDHCDATA: SDHC DATA REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-0 DATA<31:0>: Buffer Data bits

These bits are used to access bits 31 through 0 of the internal data buffer.

#### REGISTER 41-11: CFGEBIC: EXTERNAL BUS INTERFACE CONTROL PIN CONFIGURATION REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0
31:24	EBI RDYINV3	EBI RDYINV2	EBI RDYINV1	—	EBI RDYEN3	EBI RDYEN2	EBI RDYEN1	
00.40	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
23:16	_	_	—	_	—	_	EBIRDYLVL	EBIRPEN
45.0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
15:8	—	_	EBIWEEN	EBIOEEN	—	-	EBIBSEN1	EBIBSEN0
7.0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
7:0	EBICSEN3	EBICSEN2	EBICSEN1	EBICSEN0	—	-	EBIDEN1	EBIDEN0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31	EBIRDYINV3: EBIRDY3 Inversion Control bit
	1 = Invert EBIRDY3 pin before use
	0 = Do not invert EBIRDY3 pin before use
bit 30	EBIRDYINV2: EBIRDY2 Inversion Control bit
	1 = Invert EBIRDY2 pin before use
	0 = Do not invert EBIRDY2 pin before use
bit 29	EBIRDYINV1: EBIRDY1 Inversion Control bit
	1 = Invert EBIRDY1 pin before use
	0 = Do not invert EBIRDY1 pin before use
bit 28	Unimplemented: Read as '0'
bit 27	EBIRDYEN3: EBIRDY3 Pin Enable bit
	1 = EBIRDY3 pin is enabled for use by the EBI module
	0 = EBIRDY3 pin is available for general use
bit 26	EBIRDYEN2: EBIRDY2 Pin Enable bit
	1 = EBIRDY2 pin is enabled for use by the EBI module
	0 = EBIRDY2 pin is available for general use
bit 25	EBIRDYEN1: EBIRDY1 Pin Enable bit
	1 = EBIRDY1 pin is enabled for use by the EBI module
	0 = EBIRDY1 pin is available for general use
	Unimplemented: Read as '0'
bit 17	EBIRDYLVL: EBIRDYx Pin Sensitivity Control bit
	1 = Use level detect for EBIRDYx pins
	0 = Use edge detect for EBIRDYx pins
bit 16	<b>EBIRPEN:</b> EBIRP Pin Sensitivity Control bit
	1 = EBIRP pin is enabled for use by the EBI module
	0 = EBIRP pin is available for general use
	Unimplemented: Read as '0'
bit 13	EBIWEEN: EBIWE Pin Enable bit
	1 = EBIWE pin is enabled for use by the EBI module
	0 = EBIWE pin is available for general use

Note: When EBIMD = 1, the bits in this register are ignored and the pins are available for general use.

#### 44.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC32MZ DA electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC32MZ DA devices are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions, above the parameters indicated in the operation listings of this specification, is not implied.

#### **ABSOLUTE MAXIMUM RATINGS**


#### (see Note1)

Ambient temperature under bias	
Storage temperature	65°C to +150°C
Voltage on VDDIO, VDDCORE, and VBAT with respect to Vss	0.3V to +4.0V
Voltage on VDDR1V8 pin with respect to VSS1V8	0.5V to +1.98V
Voltage on DDR2 pins with respect to Vss1v8	0.3V to (VDDR1V8 + 0.3V)
Voltage on any pin that is not 5V tolerant, with respect to Vss (Note 3)	0.3V to (VDDIO + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDDIO $\ge 2.2V$ (Note 3)	0.3V to +5.5V
Voltage on any 5V tolerant pin with respect to Vss when VDDIO < 2.2V (Note 3)	0.3V to +3.6V
Voltage on D+ or D- pin with respect to VUSB3V3	0.3V to (VUSB3V3 + 0.3V)
Voltage on VBUS with respect to VSS	0.3V to +5.5V
Maximum current out of Vss pin(s)	200 mA
Maximum current into VDDIO pin(s) (Note 2)	200 mA
Maximum current sunk/sourced by DDR2 pin	22 mA
Maximum current sunk/sourced by any 4x I/O pin (Note 4)	15 mA
Maximum current sunk/sourced by any 8x I/O pin (Note 4)	25 mA
Maximum current sunk/sourced by any 12x I/O pin (Note 4)	
Maximum current sunk by all ports (Note 5)	150 mA
Maximum current sourced by all ports (Note 2, Note 5)	150 mA

**Note 1:** Stresses above those listed under "**Absolute Maximum Ratings**" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions, above those indicated in the operation listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

- 2: Maximum allowable current is a function of device maximum power dissipation (see Table 44-2).
- **3:** See the pin name tables (Table 5 through Table 7) for the 5V tolerant pins.
- 4: Characterized, but not tested. Refer to parameters DO10, DO20, and DO20a for the 4x, 8x, and 12x I/O pin lists.
- 5: Excludes DDR2 pins.





#### TABLE 44-30: I/O TIMING REQUIREMENTS

AC CHARACTERISTICS VDDCORE = 1.7				erating Conditions: $V_{DDIO} = 2.2V$ to 3.6V, 7V to 1.9V (unless otherwise stated) nperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Param. No.	Symbol	Characteristics <sup>(2)</sup>		Min.	Тур. <sup>(1)</sup>	Max.	Units	Conditions
DO31	TioR	Port Output Rise Time I/O Pins: 4x Source Driver Pins - RA3, RA9, RA10, RA14, RA15 RB0-7, RB11, RB13 RC12-RC15 RD0, RD6-RD7, RD11, RD14 RE8, RE9 RF2, RF3, RF8 RG15 RH0, RH1, RH4-RH6, RH8-RH13 RJ0-RJ2, RJ8, RJ9, RJ11		_	_	9.5	ns	CLOAD = 50 pF
				_	_	6	ns	Cload = 20 pF
		Port Output Rise Time I/O Pins: 8x Source Driver Pins - RA0-RA2, RA4, RA5 RB8-RB10, RB12, RB14, RB15 RC1-RC4 RD1-RD5, RD9, RD10, RD12, RD13, RD15 RE4-RE7 RF0, RF4, RF5, RF12, RF13 RG0, RG1, RG6-RG9 RH2, RH3, RH7, RH14, RH15 RJ3-RJ7, RJ10, RJ12-RJ15 RK0-RK7	_	_	8	ns	CLOAD = 50 pF	
			_	_	6	ns	Cload = 20 pF	
		Port Output Rise Time I/O Pins: 12x Source Driver Pins - RA6, RA7 RE0-RE3 RF1 RG12-RG14	_	_	3.5	ns	CLOAD = 50 pF	
			_	_	2	ns	CLOAD = 20 pF	

**Note 1:** Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: This parameter is characterized, but not tested in manufacturing.

AC CHARACTERISTICS Standard VDDcore				perating Conditions: VDDIO = 2.2V to 3.6V, 1.7V to 1.9V (unless otherwise stated) emperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Param. No.	Symbol	Characteris	stics <sup>(2)</sup>	Min.	Тур. <sup>(1)</sup>	Max.	Units	Conditions
DO32	TIOF	Port Output Fall Time I/O Pins: 4x Source Driver Pins - RA3, RA9, RA10, RA14, RA15 RB0-7, RB11, RB13 RC12-RC15 RD0, RD6-RD7, RD11, RD14 RE8, RE9 RF2, RF3, RF8 RG15 RH0, RH1, RH4-RH6, RH8-RH13 RJ0-RJ2, RJ8, RJ9, RJ11			_	9.5	ns	CLOAD = 50 pF
				_	_	6	ns	Cload = 20 pF
		Port Output Fall Time I/O Pins: 8x Source Driver Pins - RA0-RA2, RA4, RA5 RB8-RB10, RB12, RB14, RB15 RC1-RC4 RD1-RD5, RD9, RD10, RD12, RD13, RD15 RE4-RE7 RF0, RF4, RF5, RF12, RF13 RG0, RG1, RG6-RG9 RH2, RH3, RH7, RH14, RH15 RJ3-RJ7, RJ10, RJ12-RJ15 RK0-RK7		_	_	8	ns	Cload = 50 pF
				_	_	6	ns	Cload = 20 pF
		Port Output Fall Time I/O Pins: 12x Source Driver Pins - RA6, RA7 RE0-RE3 RF1 RG12-RG14		_	_	3.5	ns	CLOAD = 50 pF
				_	_	2	ns	CLOAD = 20 pF
DI35	TINP	INTx Pin High or Lo		5	—	—	ns	—
-	DI40 TRBP CNx High or Low Time			5	—	—	ns	

#### TABLE 44-30: I/O TIMING REQUIREMENTS (CONTINUED)

**Note 1:** Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: This parameter is characterized, but not tested in manufacturing.