

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

シメテリ

Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, IrDA, LINbus, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, HLVD, I ² S, POR, PWM, WDT
Number of I/O	120
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	•
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 45x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	288-LFBGA
Supplier Device Package	288-LFBGA (15x15)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2025daa288-i-4j

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Note:	For recommended resistor values versus
	crystal/frequency, Refer to the "PIC32MK
	GP/MC Family Silicon Errata and Data
	Sheet Clarification" (DS80000737), which
	is available for download from the Micro-
	chip web site (www.microchip.com).

2.8 Unused I/Os

Unused I/O pins should not be allowed to float as inputs. They can be configured as outputs and driven to a logic-low state.

Alternatively, inputs can be reserved by connecting the pin to Vss through a 1k to 10k resistor and configuring the pin as an input.

2.10.1.3 EMI/EMC/EFT (IEC 61000-4-4 and IEC 61000-4-2) Suppression Considerations

The use of LDO regulators is preferred to reduce overall system noise and provide a cleaner power source. However, when utilizing switching Buck/Boost regulators as the local power source for PIC32MZ DA devices, as well as in electrically noisy environments or test conditions required for IEC 61000-4-4 and IEC 61000-4-2, users should evaluate the use of T-Filters (i.e., L-C-L) on the power pins, as shown in Figure 2-9. In addition to a more stable power source, using T-Filters can greatly reduce susceptibility to EMI sources and events.

Note: The EMI/EMC/EFT Suppression Circuit represents only a few supply/ground pairs. However, the number of pairs on a given package may vary. The number of T-Filters in the system depends on the ferrite chip current limitation and the number of supply/ground pairs. For example, with 600 mA current limitation per T-Filter for the 288-LFBGA package, the system should use three T-Filters.

FIGURE 2-9: EMI/EMC/EFT SUPPRESSION CIRCUIT



TABLE 4-23: SYSTEM BUS TARGET PROTECTION GROUP 13 REGISTER MAP

ess										Bi	ts								
Virtual Addr (BF91_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0420		31:16	MULTI	_		_		CODE	<3:0>				_		—				0000
0420	SBITSELOGT	15:0				INITID)<7:0>					REGIO	N<3:0>		—		CMD<2:0>		0000
8424		31:16	_	_	—	—	—	—	—	_	—	_	—	_	—	—	—	—	0000
0424	3611322002	15:0	_	_	—	—	_	—	—	_	—	_	—	-	—	—	GROU	P<1:0>	0000
8428	SBT13ECON	31:16	_	_	—	—	_	—	—	ERRP	—	_	—	-	—	—	_	—	0000
0420	SBIISECON	15:0	—	—	—	—	_	—	—	—	—	—	—	_	—	—	—	—	0000
8430	SBT13ECLRS	31:16	_	_	_	—	_	_	_	_	_	_	—	_		_	_	_	0000
0400	OBTIOLOLING	15:0	_	—	—	—	—	—	—	_	—	—	—	—	—	—	—	CLEAR	0000
8438	SBT13ECLRM	31:16	_	—	—	—	—	—	—	_	—	—	—	—	—	—	—	—	0000
0400	OBTIOEOEI	15:0	_	—	—	—	—	—	—	—	—	—	—	—	—	—	—	CLEAR	0000
8440	SBT13REG0	31:16								BASE	<21:6>								xxxx
0110	OBTIONEOU	15:0			BASE	<5:0>			PRI	—			SIZE<4:0>		•	—	—	—	xxxx
8450	SBT13RD0	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxx
0100	OB HIGHER	15:0	—	—	—	—	—	—	—	—	—	—	—	—	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
8458	SBT13WR0	31:16	_	_	—	—	_	—	—	_	_	-	—	-	—	—	—	—	xxxx
0.00	021101110	15:0	_	—	—	—	—	—	—	—	—	—	—	—	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
8460	SBT13REG1	31:16								BASE	<21:6>								xxxx
0.00	0211011201	15:0			BASE	<5:0>			PRI	_			SIZE<4:0>			—	—	—	xxxx
8470	SBT13RD1	31:16	—	_	—	_	_	—	—	—	—	—	_	—	-	—	—	—	xxxx
00	22	15:0	—	_	—	_	_	—	—	—	—	—	_	—	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
8478	SBT13WR1	31:16	—	—	—	—	—	—	—	—	—	—	—	—	-	—	—	—	xxxx
0110	02.10000	15:0	_	_	_	—	_	_		_	_	_	—	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx

Legend: Note:

x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

For reset values listed as 'xxxx', please refer to Table 4-8 for the actual reset values.

SYSTEM BUS TARGET PROTECTION GROUP 16 REGISTER MAP **TABLE 4-26:** Address 92_#) Bits ange ister me

Virtual Addr (BF92_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
C 4 2 0		31:16	MULTI	_	—	—		CODE	<3:0>		_	_	—	_	—	_	_	—	0000
C420	SBIIGELOGI	15:0				INITIE)<7:0>					REGIO	N<3:0>		_		CMD<2:0>		0000
C424		31:16	_	—	—	_	_	—	—	—	—	—	—	—	—	—	—	—	0000
0727	SBITICELOOZ	15:0	_		_	_	_				—	_	—	_	_	_	GROU	P<1:0>	0000
C428	SBT16ECON	31:16	—	_	—	—	—	_		ERRP	—	—	—	—		—	—		0000
0420	SBITICECCIN	15:0	—	_	_	—	_	_	_	—	—	_	_	_	—	_	_	_	0000
C430	SBT16ECLRS	31:16	—	_	—	—	—	—	_	—	_		—	—				—	0000
0100	OBTIOLOLINO	15:0	—	_	—	—	—	_	—	—	—	—	—	_	—	—	—	CLEAR	0000
C438	SBT16ECLRM	31:16	—	_	—	—	—	_	—	—	—	—	—	_	—	—	—	—	0000
0.00	02110202	15:0	—	—	—	—	—	—	—	—	—	—	—	_	—	—	—	CLEAR	0000
C440	SBT16REG0	31:16								BASE	<21:6>								xxxx
		15:0			BASE	<5:0>			PRI	—			SIZE<4:0>			—	—	—	xxxx
C450	SBT16RD0	31:16	—	-	—	—	—	-	—	—	—	—	—	—	-	—	—	—	xxxx
0.00	021101020	15:0	_	_	_	—	_	—	_	—	_	_	—		GROUP3	GROUP2	GROUP1	GROUP0	xxxx
C458	SBT16WR0	31:16	_	_	_	—	_	—	_	—	_	_	—			—	—	—	xxxx
0.00	021101110	15:0	—	—	—	—	—	—	—	—	—	—	—	—	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
C460	SBT16REG1	31:16								BASE	<21:6>								XXXX
		15:0			BASE	<5:0>			PRI	_			SIZE<4:0>			—	—		XXXX
C470	SBT16RD1	31:16	_		—	—	—			_	—	—	—	_		—	—	—	XXXX
		15:0	_		—	—	—			_	—	—	—	_	GROUP3	GROUP2	GROUP1	GROUP0	XXXX
C478	SBT16WR1	31:16	_		—	—	—			_	—	—	—	_		—	—	—	XXXX
		15:0	_	—				—	—	—	_	—			GROUP3	GROUP2	GROUP1	GROUP0	XXXX
C480	SBT16REG2	31:16								BASE	<21:6>								XXXX
		15:0			BASE	<5:0>			PRI	—			SIZE<4:0>			—	—	_	XXXX
C490	SBT16RD2	31:16	_	_	—	—	—	—	—	—	_	_	—	_	—	—	—	—	XXXX
		15:0	—	_	—	—	—	—	—	—	_	_	—	_	GROUP3	GROUP2	GROUP1	GROUP0	XXXX
C498	SBT16WR2	31:16	—	_	—	—	—	—	—	—	_	_	—	_	—	—	—	—	XXXX
		15:0	—	—	_	_	_	—	—	—		_	—	_	GROUP3	GROUP2	GROUP1	GROUP0	XXXX
C4A0	SBT16REG3	31:16	BASE<21:6>							XXXX									
		15:0			BASE	<5:0>			PRI	—			SIZE<4:0>		r	_	_	—	XXXX
C4B0	SBT16RD3	31:16	—	—	—	—	—	_	—	—	_	—	—	_	-	—	—	—	xxxx
		15:0	—	—	—	—	—	_	—	—	_	—	—	_	GROUP3	GROUP2	GROUP1	GROUP0	XXXX
C4B8	SBT16WR3	31:16	_	—	—	—	—		—	—	_	—	—	_	-	-	-	-	xxxx
		15:0	—	—	—	—	—	—	—	—	—	—	—	_	GROUP3	GROUP2	GROUP1	GROUP0	XXXX

Legend: Note:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

For reset values listed as 'xxxx', please refer to Table 4-8 for the actual reset values.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0						
31.24	—	—	_	—	—		—	_
00.40	U-0	U-0						
23.10	—	—	—	—	—		—	—
45.0	U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
15:8	—	—	—	—	—	5	6RIPL<2:0> ⁽¹⁾	
7:0	R-0	R-0						
7.0				SIR	Q<7:0>			

INTSTAT: INTERRUPT STATUS REGISTER REGISTER 7-3:

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-11 Unimplemented: Read as '0'

bit 10-8 SRIPL<2:0>: Requested Priority Level bits for Single Vector Mode bits⁽¹⁾ 111-000 = The priority level of the latest interrupt presented to the CPU

- bit 7-6 Unimplemented: Read as '0'
- bit 7-0 SIRQ<7:0>: Last Interrupt Request Serviced Status bits 11111111-00000000 = The last interrupt request number serviced by the CPU
- Note 1: This value should only be used when the interrupt controller is configured for Single Vector mode.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
31.24				IPTMF	R<31:24>							
22.16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
23.10				IPTMF	₹<23:16>							
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
15.0		IPTMR<15:8>										
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
7.0				IPTM	R<7:0>							

IPTMR: INTERRUPT PROXIMITY TIMER REGISTER REGISTER 7-4:

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 IPTMR<31:0>: Interrupt Proximity Timer Reload bits Used by the Interrupt Proximity Timer as a reload value when the Interrupt Proximity timer is triggered by

an interrupt event.

REGISTER 11-13: USBOTG: USB OTG CONTROL/STATUS REGISTER (CONTINUED)

bit 19-16 TXFIFOSZ<3:0>: TX Endpoint FIFO packet size bits

The maximum packet size to allowed for (before any splitting within the FIFO of Bulk/High-Bandwidth packets prior to transmission)

- 1111 = Reserved
- •
- •
- •
- 1010 = Reserved
- 1001 = 4096 bytes
- 1000 = 2048 bytes
- 0111 = 1024 bytes
- 0110 = 512 bytes
- 0101 = 256 bytes
- 0100 = **128** bytes
- 0011 = 64 bytes
- 0010 = 32 bytes
- 0001 = 16 bytes
- 0000 = 8 bytes
- bit 15-10 **Unimplemented:** Read as '0'
- bit 9 **TXEDMA:** TX Endpoint DMA Assertion Control bit
 - 1 = DMA_REQ signal for all IN endpoints will be deasserted when MAXP-8 bytes have been written to an endpoint. This is Early mode.
 - 0 = DMA_REQ signal for all IN endpoints will be deasserted when MAXP bytes have been written to an endpoint. This is Late mode.
- bit 8 RXEDMA: RX Endpoint DMA Assertion Control bit
 - 1 = DMA_REQ signal for all OUT endpoints will be deasserted when MAXP-8 bytes have been written to an endpoint. This is Early mode.
 - 0 = DMA_REQ signal for all OUT endpoints will be deasserted when MAXP bytes have been written to an endpoint. This is Late mode.

bit 7 BDEV: USB Device Type bit

- 1 = USB is operating as a 'B' device
- 0 = USB is operating as an 'A' device
- bit 6 **FSDEV:** Full-Speed/Hi-Speed device detection bit (*Host mode*)
 - 1 = A Full-Speed or Hi-Speed device has been detected being connected to the port
 - 0 = No Full-Speed or Hi-Speed device detected
- bit 5 **LSDEV:** Low-Speed Device Detection bit (*Host mode*)
 - 1 = A Low-Speed device has been detected being connected to the port
 0 = No Low-Speed device detected
- bit 4-3 VBUS<1:0>: VBUS Level Detection bits
 - 11 = Above VBUS Valid
 - 10 = Above AValid, below VBUS Valid
 - 11 = Above Session End, below AValid
 - 00 = Below Session End

bit 2 HOSTMODE: Host Mode bit

- 1 = USB module is acting as a Host
- 0 = USB module is not acting as a Host
- bit 1 **HOSTREQ:** Host Request Control bit 'B' device only:
 - 1 = USB module initiates the Host Negotiation when Suspend mode is entered. This bit is cleared when Host Negotiation is completed.
 - 0 = Host Negotiation is not taking place

12.1 Parallel I/O (PIO) Ports

All port pins have ten registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

12.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORTx, LATx, and TRISx registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDDIO (e.g., 5V) on any desired 5V-tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

Refer to the pin name tables (Table 5 and Table 7) for the available pins and their functionality.

12.1.2 CONFIGURING ANALOG AND DIGITAL PORT PINS

The ANSELx register controls the operation of the analog port pins. The port pins that are to function as analog inputs must have their corresponding ANSEL and TRIS bits set. In order to use port pins for I/O functionality with digital modules, such as Timers, UARTs, etc., the corresponding ANSELx bit must be cleared.

The ANSELx register has a default value of 0xFFFF; therefore, all pins that share analog functions are analog (not digital) by default.

If the TRIS bit is cleared (output) while the ANSELx bit is set, the digital output level (VOH or VOL) is converted by an analog peripheral, such as the ADC module or Comparator module.

When the PORT register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

12.1.3 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be an NOP.

12.1.4 INPUT CHANGE NOTIFICATION

The input change notification function of the I/O ports allows the PIC32MZ DA devices to generate interrupt requests to the processor in response to a change-ofstate on selected input pins. This feature can detect input change-of-states even in Sleep mode, when the clocks are disabled. Every I/O port pin can be selected (enabled) for generating an interrupt request on a change-of-state.

Five control registers are associated with the CN functionality of each I/O port. The CNENx/CNNEx registers contain the CN interrupt enable control bits for each of the input pins. Setting any of these bits enables a CN interrupt for the corresponding pins. CNENx enables a mismatch CN interrupt condition when the EDGEDETECT bit (CNCONx<11>) is not set. When the EDGEDETECT bit is set, CNNEx controls the negative edge while CNENx controls the positive.

The CNSTATx/CNFx registers indicate the status of change notice based on the setting of the EDGEDETECT bit. If the EDGEDETECT bit is set to '0', the CNSTATx register indicates whether a change occurred on the corresponding pin since the last read of the PORTx bit. If the EDGEDETECT bit is set to '1', the CNFx register indicates whether a change has occurred and through the CNNEx/CNENx registers the edge type of the change that occurred is also indicated.

Each I/O pin also has a weak pull-up and a weak pull-down connected to it. The pull-ups act as a current source or sink source connected to the pin, and eliminate the need for external resistors when push-button or keypad devices are connected. The pull-ups and pull-downs are enabled separately using the CNPUx and the CNPDx registers, which contain the control bits for each of the pins. Setting any of the control bits enables the weak pull-ups and/or pull-downs for the corresponding pins.

Note:	Pull-ups	and	pul	l-downs	on	cha	nge
	notificatio	n pi	ns	should	alw	ays	be
	disabled v	vhen t	he p	ort pin is	confi	gure	d as
	a digital o	utput.					

An additional control register (CNCONx) is shown in Register 12-3.

12.2 CLR, SET, and INV Registers

Every I/O module register has a corresponding CLR (clear), SET (set) and INV (invert) register designed to provide fast atomic bit manipulations. As the name of the register implies, a value written to a SET, CLR or INV register effectively performs the implied operation, but only on the corresponding base register and only bits specified as '1' are modified. Bits specified as '0' are not modified.

Reading SET, CLR and INV registers returns undefined values. To see the affects of a write operation to a SET, CLR or INV register, the base register must be read.

12.3 Slew Rate Registers

Each I/O pin can be configured for various types of slew rate control on its associated port. This is controlled by the Slew Rate Control bits in the SRCON1x and SRCON0x registers that are associated with each I/O port.

12.4 Peripheral Pin Select (PPS)

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin-count devices. In an application where more than one peripheral needs to be assigned to a single pin, inconvenient workarounds in application code or a complete redesign may be the only option.

PPS configuration provides an alternative to these choices by enabling peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the device to their entire application, rather than trimming the application to fit the device.

The PPS configuration feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of most digital peripherals to these I/O pins. PPS is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

12.4.1 AVAILABLE PINS

The number of available pins is dependent on the particular device and its pin count. Pins that support the PPS feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable port number.

12.4.2 AVAILABLE PERIPHERALS

The peripherals managed by the PPS are all digitalonly peripherals. These include general serial communications (UART, SPI, and CAN), general purpose timer clock inputs, timer-related peripherals (input capture and output compare), interrupt-on-change inputs, and reference clocks (input and output).

In comparison, some digital-only peripheral modules are never included in the PPS feature. This is because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. These modules include I²C among others. A similar requirement excludes all modules with analog inputs, such as the Analog-to-Digital Converter (ADC).

A key difference between remappable and non-remappable peripherals is that remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

When a remappable peripheral is active on a given I/O pin, it takes priority over all other digital I/O and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

12.4.3 CONTROLLING PPS

PPS features are controlled through two sets of SFRs: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31.24	—	—	—	—	—	—	—	—		
22.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23:10	—	—	—	—	—	—	—	—		
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0		
15:8	ON	—	SIDL	—	—	—	FEDGE	C32		
7:0	R/W-0	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0		
7:0	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>			
Legend:	Legend:									
P = P = P = A + M = M/r = M/r = M = M = M = M = M = M = M = M = M =										

REGISTER 15-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER

R = Readable bit W = Writable bit U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = unknown) P = Programmable bit r = Reserved bit bit 31-16 Unimplemented: Read as '0' bit 15 **ON:** Input Capture Module Enable bit 1 = Module enabled 0 = Disable and reset module, disable clocks, disable interrupt generation and allow SFR modifications bit 14 Unimplemented: Read as '0' bit 13 SIDL: Stop in Idle Control bit 1 = Halt in CPU Idle mode 0 = Continue to operate in CPU Idle mode bit 12-10 Unimplemented: Read as '0' FEDGE: First Capture Edge Select bit (only used in mode 6, ICM<2:0> = 110) bit 9 1 = Capture rising edge first 0 = Capture falling edge first bit 8 C32: 32-bit Capture Select bit 1 = 32-bit timer resource capture 0 = 16-bit timer resource capture bit 7 **ICTMR:** Timer Select bit (Does not affect timer selection when C32 (ICxCON<8>) is '1')⁽¹⁾ 0 = Timery is the counter source for capture 1 = Timerx is the counter source for capture bit 6-5 ICI<1:0>: Interrupt Control bits 11 = Interrupt on every fourth capture event 10 = Interrupt on every third capture event 01 = Interrupt on every second capture event 00 = Interrupt on every capture event bit 4 **ICOV:** Input Capture Overflow Status Flag bit (read-only) 1 = Input capture overflow occurred 0 = No input capture overflow occurred bit 3 **ICBNE:** Input Capture Buffer Not Empty Status bit (read-only) 1 = Input capture buffer is not empty; at least one more capture value can be read 0 = Input capture buffer is empty bit 2-0 ICM<2:0>: Input Capture Mode Select bits 111 = Interrupt-Only mode (only supported while in Sleep mode or Idle mode) 110 = Simple Capture Event mode – every edge, specified edge first and every edge thereafter 101 = Prescaled Capture Event mode – every sixteenth rising edge 100 = Prescaled Capture Event mode – every fourth rising edge 011 = Simple Capture Event mode – every rising edge 010 = Simple Capture Event mode – every falling edge 001 = Edge Detect mode – every edge (rising and falling) 000 = Input Capture module is disabled **Note 1:** Refer to Table 15-1 for Timerx and Timery selections.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	-	—	—	—	_	—	_	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	-	—	—	—	-	—	-	—
45.0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	BUSY	IRQM	<1:0>	INCM	<1:0>	MODE16	MODE	=<1:0>
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	WAITB	<1:0> ⁽¹⁾		WAITM	<3:0> ⁽¹⁾		WAITE	<1:0> ⁽¹⁾

REGISTER 25-2: PMMODE: PARALLEL PORT MODE REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

- bit 15 **BUSY:** Busy bit (Master mode only)
 - 1 = Port is busy
 - 0 = Port is not busy
- bit 14-13 IRQM<1:0>: Interrupt Request Mode bits
 - 11 = Reserved, do not use
 - 10 = Interrupt generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffered PSP mode) or on a read or write operation when PMA<1:0> =11 (Addressable Slave mode only)
 - 01 = Interrupt generated at the end of the read/write cycle
 - 00 = No Interrupt generated
- bit 12-11 INCM<1:0>: Increment Mode bits
 - 11 = Slave mode read and write buffers auto-increment (MODE<1:0> = 00 only)
 - 10 = Decrement ADDR<15:0> by 1 every read/write cycle⁽²⁾
 - 01 = Increment ADDR<15:0> by 1 every read/write cycle⁽²⁾
 - 00 = No increment or decrement of address

bit 10 MODE16: 8/16-bit Mode bit

- 1 = 16-bit mode: a read or write to the data register invokes a single 16-bit transfer
 0 = 8-bit mode: a read or write to the data register invokes a single 8-bit transfer
- bit 9-8 **MODE<1:0>:** Parallel Port Mode Select bits
 - 11 = Master mode 1 (PMCSx, PMRD/PMWR, PMENB, PMA<x:0>, PMD<7:0> and PMD<8:15>⁽³⁾)
 - 10 = Master mode 2 (PMCSx, PMRD, PMWR, PMA<x:0>, PMD<7:0> and PMD<8:15>⁽³⁾)
 - 01 = Enhanced Slave mode, control signals (PMRD, PMWR, PMCS, PMD<7:0> and PMA<1:0>)
 - 00 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS and PMD<7:0>)

bit 7-6 WAITB<1:0>: Data Setup to Read/Write Strobe Wait States bits⁽¹⁾

- 11 = Data wait of 4 TPB; multiplexed address phase of 4 TPB
- 10 = Data wait of 3 TPB; multiplexed address phase of 3 TPB
- 01 = Data wait of 2 TPB; multiplexed address phase of 2 TPB
- 00 = Data wait of 1 TPB; multiplexed address phase of 1 TPB (default)
- **Note 1:** Whenever WAITM<3:0> = 0000, WAITB and WAITE bits are ignored and forced to 1 TPBCLK cycle for a write operation; WAITB = 1 TPBCLK cycle, WAITE = 0 TPBCLK cycles for a read operation.
 - 2: Address bits, A15 and A14, are not subject to automatic increment/decrement if configured as Chip Select CS2 and CS1.
 - **3:** These pins are active when MODE16 = 1 (16-bit mode).

								-)		
Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
SA_ENCIV1	31:24				ENCIV<31	:24>	Bit Bit 25/17/9/1			
SA_ENCIV1 3 2 - SA_ENCIV2 3 Z - SA_ENCIV2 3 SA_ENCIV3 3	23:16		ENCIV<23:16>							
	15:8				ENCIV<1	5:8>				
	7:0				ENCIV<7	/:0>	Bit Bit 25/17/9/1			
SA_ENCIV2	31:24				ENCIV<31	:24>	Bit Bit Bit 19/11/3 26/18/10/2 25/17/9/1			
	23:16	ENCIV<23:16>								
	15:8	ENCIV<15:8>								
	7:0		ENCIV<7:0>							
SA_ENCIV3	31:24		ENCIV<31:24>							
	Bit 31/23/1 31:24 23:16 15:8 7:0 31:24 23:16 15:8 7:0 31:24 23:16 15:8 7:0 31:24 23:16 15:8 7:0 31:24 23:16 15:8 7:0 31:24 23:16 15:8 7:0 31:24 23:16 15:8 7:0 31:24 23:16 15:8 7:0	ENCIV<23:16>								
	15:8				ENCIV<1	5:8>				
SA_ENCIV1 31:2 23:1 15:8 7:0 SA_ENCIV2 31:2 23:1 15:8 7:0 SA_ENCIV3 31:2 23:1 15:8 7:0 SA_ENCIV3 31:2 23:1 15:8 7:0 SA_ENCIV4 31:2 23:1 7:0 SA_ENCIV4 31:2 23:1 7:0 SA_ENCIV4 31:2 23:1 7:0 SA_ENCIV4 31:2 23:1 7:0 SA_ENCIV4 31:2 23:1 7:0 SA_ENCIV4 31:2 23:1 7:0 SA_ENCIV5 31:2 23:1 7:0 SA_ENCIV5 31:2 23:1 15:8 7:0 SA_ENCIV5 31:2 23:1 15:8 7:0 SA_ENCIV5 31:2 23:1 15:8 7:0 7:0 5:8 7:0 7:0 5:8 7:0 7:0 5:8 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	7:0				ENCIV<7	/:0>				
SA_ENCIV4	31:24	ENCIV<31:24>								
	23:16				ENCIV<23	3:16>				
	15:8				ENCIV<1	5:8>				
	7:0				ENCIV<7	/:0>				

FIGURE 27-11: CRYPTO ENGINE SECURITY ASSOCIATION STRUCTURE (CONTINUED)

REGISTER 30-12: CIFLTCON2: CAN FILTER CONTROL REGISTER 2 (CONTINUED)

bit 15	FLTEN9: Filter 9 Enable bit 1 = Filter is enabled 0 = Filter is disabled
bit 14-13	MSEL9<1:0>: Filter 9 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected
bit 12-8	<pre>FSEL9<4:0>: FIFO Selection bits 11111 = Message matching filter is stored in FIFO buffer 31 11110 = Message matching filter is stored in FIFO buffer 30</pre>
bit 7	 Message matching filter is stored in FIFO buffer 0 FLTEN8: Filter 8 Enable bit 1 = Filter is enabled 0 = Filter is disabled
bit 6-5	MSEL8<1:0>: Filter 8 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected
bit 4-0	<pre>FSEL8<4:0>: FIFO Selection bits 11111 = Message matching filter is stored in FIFO buffer 31 11110 = Message matching filter is stored in FIFO buffer 30</pre>

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

31:24 U-0 U-0 U-0 U-0 U-0 U-0 U-0 -	U-0
31.24	
23:16 R/W-0	
BUFCNT<7:0>(1)	R/W-0
15:9	U-0
	—
R/W-0 R/W-0 R/W-0 U-0 U-0 U-0 U-0	U-0
T.0 ETHBUSY ⁽⁵⁾ TXBUSY ^(2,6) RXBUSY ^(3,6) — Image: Mage:	

REGISTER 31-15: ETHSTAT: ETHERNET CONTROLLER STATUS REGISTER

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

Leaend:

bit 23-16 **BUFCNT<7:0>:** Packet Buffer Count bits⁽¹⁾

Number of packet buffers received in memory. Once a packet has been successfully received, this register is incremented by hardware based on the number of descriptors used by the packet. Software decrements the counter (by writing to the BUFCDEC bit (ETHCON1<0>) for each descriptor used) after a packet has been read out of the buffer. The register does not roll over (0xFF to 0x00) when hardware tries to increment the register and the register is already at 0xFF. Conversely, the register does not roll under (0x00 to 0xFF) when software tries to decrement the register and the register is already at 0xO00. When software attempts to decrement the same time that the hardware attempts to increment the counter, the counter value will remain unchanged.

When this register value reaches 0xFF, the RX logic will halt (only if automatic Flow Control is enabled) awaiting software to write the BUFCDEC bit in order to decrement the register below 0xFF.

If automatic Flow Control is disabled, the RXDMA will continue processing and the BUFCNT will saturate at a value of 0xFF.

When this register is non-zero, the PKTPEND status bit will be set and an interrupt may be generated, depending on the value of the ETHIEN bit <PKTPENDIE> register.

When the ETHRXST register is written, the BUFCNT counter is automatically cleared to 0x00.

- **Note:** BUFCNT will not be cleared when ON is set to '0'. This enables software to continue to utilize and decrement this count.
- bit 15-8 **Unimplemented:** Read as '0'
- bit 7 ETHBUSY: Ethernet Module busy bit^(4,5)
 - 1 = Ethernet logic has been turned on (ON (ETHCON1<15>) = 1) or is completing a transaction 0 = Ethernet logic is idle

This bit indicates that the module has been turned on or is completing a transaction after being turned off.

- Note 1: This bit is only used for RX operations.
 - 2: This bit is only affected by TX operations.
 - 3: This bit is only affected by RX operations.
 - 4: This bit is affected by TX and RX operations.
 - 5: This bit will be set when the ON bit (ETHCON1<15>) = 1.
 - 6: This bit will be *cleared* when the ON bit (ETHCON1<15>) = 0.

REGISTER 31-27: EMAC1CLRT: ETHERNET CONTROLLER MAC COLLISION WINDOW/RETRY LIMIT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	-	—	—	Bit 26/18/10/2 U-0 U-0 R/W-1 W<5:0> R/W-1 RETX	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	-	—	—	Bit 26/18/10/2 U-0 U-0 R/W-1)W<5:0> R/W-1 RETX	—	—
45.0	U-0	U-0	R/W-1	R/W-1	R/W-0	R/W-1	R/W-1	R/W-1
15.0	—	—			CWINDO	W<5:0>		
7:0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1
7.0		_		_		RETX<	<3:0>	

Legend:

zogenai				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-14 Unimplemented: Read as '0'

bit 13-8 **CWINDOW<5:0>:** Collision Window bits

This is a programmable field representing the slot time or collision window during which collisions occur in properly configured networks. Since the collision window starts at the beginning of transmission, the preamble and SFD is included. Its default of 0x37 (55d) corresponds to the count of frame bytes at the end of the window.

bit 7-4 Unimplemented: Read as '0'

bit 3-0 RETX<3:0>: Retransmission Maximum bits

This is a programmable field specifying the number of retransmission attempts following a collision before aborting the packet due to excessive collisions. The Standard specifies the maximum number of attempts (attemptLimit) to be 0xF (15d). Its default is '0xF'.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

REGIST	ER 38-28: DDRPHYPADCON: DDR PHY PAD CONTROL REGISTER (CONTINUED)
bit 9	NOEXTDLL: No External DLL bit
	1 = Use internal digital DLL.
	0 = Use external DLL.
bit 8	EOENCLKCYC: Extra Output Enable bit
	 Drive pad output enables for an extra clock cycle after a write burst
	0 = Do not drive pad output enables for an extra clock cycle after a write burst
bit 7-6	ODTPUCAL<1:0>: On-Die Termination Pull-up Calibration bits
	11 = Maximum ODT impedance
	•
	•
	00 = Minimum ODT impedance
bit 5-4	ODTPFDCAL<1:0>: On-Die Termination Pull-down Calibration bits
	11 = Maximum ODT impedance
	•
	00 = Minimum ODT impedance
bit 3	ADDCDRVSEL: Address and Control Pads Drive Strength Select bit
	1 = Full drive strength
	0 = 60% driver strength
bit 2	DATDRVSEL: Data Pad Drive Strength Select bit
	1 = Full Drive Strength
L:1 4	0 = 60% Drive Strength
DIT	
hit 0	ODT Disabled
	0 = 75 ohm On-Die Termination

REGISTER 39-3: SDHCMODE: SDHC MODE REGISTER (CONTINUED)

- bit 4 DTXDSEL: Data Transfer Direction Select bit
 - 1 = Read (card to SDHC)
 - 0 = Write (SDHC to card)
- bit 3-2 ACEN<1:0>: Auto CMD12 Enable bits

Auto CMD12 is used to stop multiple-block read/write operations.

- 11 = Reserved
- 10 = Reserved
- 01 = Auto CMD12 is enabled
- 00 = Auto CMD 12 is disabled
- bit 1 BCEN: Block Count Enable Bit
 - 1 = Block count is enabled
 - 0 = Block count is disabled
- bit 0 DMAEN: DMA Enable bit
 - 1 = DMA (ADMA) is used to transfer data
 - 0 = CPU is used to transfer data
- **Note 1:** Refer to bits 45-40 of the command format in the "SD Host Controller Simplified Specification" (version 2.00).
 - 2: If these bits are set to '1', the SDHC will check the index field in the response to see if it has the same value as the CIDX<5:0> bits, if not, it will be reported as a command index error.
 - **3:** If these bits are set to '1', the SDHC will check the CRC field in the response and reports a command CRC error upon a CRC error detection.

NOTES:

DC CHARACTERISTICS			Standard Operating Conditions: VDDIO = 2.2V to 3.6V,						
			VDDCORE = 1.7V to 1.9V (unless otherwise stated)						
			Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param.	Sym.	n. Characteristic Min. Typ. Max. U		Units	Conditions ⁽¹⁾				
		Output Low Voltage I/O Pins 4x Sink Driver Pins - RA0-RA3, RA9, RA10, RA14, RA15 RB0, RB4, RB6, RB7, RB10, RB11, RB12, RB14 RC12-RC15 RD6, RD7, RD11, RD14 RE8, RE9 RF2, RF3, RF8, RF12 RG15 RH0, RH1, RH4-RH14 RJ0-RJ2, RJ8, RJ9, RJ11 Output Low Voltage I/O Pins:		_	0.4	V	Iol ≤ 10 mA, Vddio = 3.3V		
DO10	Vol	8x Sink Driver Pins - RA4, RA5 RB2, RB3, RB5, RB8, RB9, RB13, RB14, RB15 RC1-RC4 RD0-RD3, RD9, RD10, RD12, RD13 RE0-RE7 RF0, RF1, RF4, RF5, RF13 RG0, RG1, RG6, RG7, RG8, RG9 RH2, RH3, RH7, RH15 RJ3-RJ7, RJ10, RJ12-RJ15 RK0-RK7		_	0.4	V	Iol ≤ 15 mA, Vddio = 3.3V		
		Output Low Voltage I/O Pins: 12x Sink Driver Pins - RA6, RA7 RD4, RD5 RG12-RG14			0.4	V	Iol ≤ 20 mA, Vddio = 3.3V		

TABLE 44-11: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized, but not tested.





TABLE 44-30: I/O TIMING REQUIREMENTS

			Standard Operating Conditions: VDDIO = 2.2V to 3.6V,						
AC CHAI	RACTERIS	STICS	VDDCORE = 1.7V to 1.9V (unless otherwise stated)						
			Operating temperature $-40^{\circ}C \le IA \le +85^{\circ}C$ for Industrial						
Param. No.	Symbol	Characteris	Min.	Тур. ⁽¹⁾	Max.	Units	Conditions		
DO31	TIOR	Port Output Rise T I/O Pins: 4x Source Driver Pir RA3, RA9, RA10, R RB0-7, RB11, RB13 RC12-RC15	ime 1s - A14, RA15	_	_	9.5	ns	Cload = 50 pF	
		RE8, RE9 RF2, RF3, RF8 RG15 RH0, RH1, RH4-RH RJ0-RJ2, RJ8, RJ9,	_	_	6	ns	Cload = 20 pF		
		Port Output Rise T I/O Pins: 8x Source Driver Pir RA0-RA2, RA4, RA4 RB8-RB10, RB12, F RC1-RC4 RD1-RD5, RD9, RD	ime 5 RB14, RB15 10, RD12,	_	_	8	ns	Cload = 50 pF	
		RD13, RD15 RE4-RE7 RF0, RF4, RF5, RF1 RG0, RG1, RG6-RG9 RH2, RH3, RH7, RH7 RJ3-RJ7, RJ10, RJ12 RK0-RK7 Port Output Rise Tin I/O Pins: 12x Source Driver Pin RA6, RA7 RE0-RE3 RF1 RG12-RG14	12, RF13 9 114, RH15 12-RJ15	_	_	6	ns	Cload = 20 pF	
			ime ins -	_	_	3.5	ns	CLOAD = 50 pF	
				_	_	2	ns	CLOAD = 20 pF	

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: This parameter is characterized, but not tested in manufacturing.

46.2 Package Details

The following sections give the technical details of the packages.

169-Ball Low Profile Fine Pitch Ball Grid Array (HF) - 11x11x1.4 mm Body [LFBGA]





Microchip Technology Drawing C04-365B Sheet 1 of 2