

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, IrDA, LINbus, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, HLVD, I2S, POR, PWM, WDT
Number of I/O	120
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EPROM Size	-
RAM Size	256K x 8
oltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Oata Converters	A/D 45x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	169-LFBGA
Supplier Device Package	169-LFBGA (11x11)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2025dag169-i-6j

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 4-16: SYSTEM BUS TARGET PROTECTION GROUP 6 REGISTER MAP

ess		4								Bi	ts								
Virtual Address (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	CDTCEL OO4	31:16	MULTI	_	_	-		CODE	<3:0>		_	_	_	_	_	_	_	-	0000
9820	SBT6ELOG1	15:0				INITIE	>7:0>					REGIO	N<3:0>		_		CMD<2:0>		0000
0004	007051 000	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
9824	SBT6ELOG2	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	GROU	P<1:0>	0000
	007050011	31:16	_	_	_	_		_	_	ERRP	_	_	_	_	_	_	_	_	0000
9828	SBT6ECON	15:0	_	_	_	_		_	_	_	_	_	_	_	_	_	_		0000
	007050100	31:16	_	_	_	_		_	_	_	_	_	_	_	_	_	_		0000
9830	SBT6ECLRS	15:0	_	_	_	_		_	_	_	_	_	_	_	_	_	_	CLEAR	0000
	0070501011	31:16	_	_	_	_		_	_	_	_	_	_	_	_	_	_		0000
9838	SBT6ECLRM	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	CLEAR	0000
00.40	SBT6REG0	31:16								BASE	<21:6>								xxxx
9840	SBIOREGU	15:0			BASE	<5:0>			PRI	_			SIZE<4:0>			_	_	_	xxxx
9850	SBT6RD0	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
9000	2810KD0	15:0	_	_	-	ı	1	_	_	_	ı	_	_	-	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
9858	SBT6WR0	31:16	_	_		-	-	_	_	-	1	_	_	_	_	_	ı	1	xxxx
9000	SBIOWRU	15:0	_	_		-	-	_	_	-	1	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
9860	SBT6REG1	31:16								BASE	<21:6>								xxxx
9000	SBIOREGI	15:0			BASE	<5:0>			PRI	-			SIZE<4:0>			_	ı	1	xxxx
9870	SBT6RD1	31:16	_	_		-	-	_	_	-	1	_	_	_	_	_	ı	1	xxxx
9010	וטאטוסט	15:0	_	_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
9878	SBT6WR1	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
9010	SDIUWKI	15:0		_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note: For reset values listed as 'xxxx', please refer to Table 4-8 for the actual reset values.

REGISTER 6-1: RCON: RESET CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	R/W-0, HS	U-0	RW-0, HC	R/W-0, HC	U-0	U-0
31.24	_	_	HVD1V8R	-	BCFGERR	BCFGFAIL	_	
23:16	U-0	U-0	U-0	U-0	U-0	U-0	R/W-1, HS	R/W-1, HS
23.10	_	_	_	_	_	_	VBPOR	VBAT
15:8	U-0	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0, HS	U-0
15.6	_	_	_	_	_	DPSLP ⁽¹⁾	CMR	_
7.0	R/W-0, HS	R/W-1, HS	R/W-1, HS					
7:0	EXTR	SWR	DMTO	WDTO	SLEEP	IDLE	BOR ⁽¹⁾	POR ⁽¹⁾

Legend:HS = Hardware SetHC = Hardware ClearedR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-30 Unimplemented: Read as '0'

bit 29 HVD1V8R: VDDR1V8 (DDR2) High Voltage Detect Flag bit

1 = A high voltage condition on the VDDR1V8 voltage has occurred 0 = A high voltage condition on the VDDR1V8 voltage has not occurred

bit **Unimplemented:** Read as '0'

bit 27 BCFGERR: Primary Configuration Registers Error Flag bit

1 = An error occurred during a read of the primary configuration registers0 = No error occurred during a read of the primary configuration registers

bit 26 BCFGFAIL: Primary/Secondary Configuration Registers Error Flag bit

1 = An error occurred during a read of the primary and alternate configuration registers 0 = No error occurred during a read of the primary and alternate configuration registers

bit 25-18 Unimplemented: Read as '0'

bit 17 VBPOR: VBPOR Mode Flag bit

1 = A VBAT domain POR has occurred

0 = A VBAT domain POR has not occurred

bit 16 **VBAT:** VBAT Mode Flag bit

1 = A POR exit from VBAT has occurred (a true POR must be established with the valid VBAT voltage on the VBAT pin)

0 = A POR exit from VBAT has not occurred

bit 15-11 Unimplemented: Read as '0'

bit 10 **DPSLP:** Deep Sleep Mode Flag bit⁽¹⁾

1 = Deep Sleep mode has occurred

0 = Deep Sleep mode has not occurred

bit 9 CMR: Configuration Mismatch Reset Flag bit

1 = A Configuration Mismatch Reset has occurred

0 = A Configuration Mismatch Reset has not occurred

bit 8 Unimplemented: Read as '0'

bit 7 **EXTR:** External Reset (MCLR) Pin Flag bit

1 = Master Clear (pin) Reset has occurred

0 = Master Clear (pin) Reset has not occurred

bit 6 **SWR:** Software Reset Flag bit

1 = Software Reset was executed

0 = Software Reset was not executed

bit 5 **DMTO:** Deadman Timer Time-out Flag bit

1 = A DMT time-out has occurred

0 = A DMT time-out has not occurred

Note 1: User software must clear this bit to view the next detection.

REGISTER 6-3: RNMICON: NON-MASKABLE INTERRUPT (NMI) CONTROL REGISTER

bit 15-0 NMICNT<15:0>: NMI Reset Counter Value bits

These bits specify the reload value used by the NMI reset counter.

1111111111111111-000000000000000 = Number of SYSCLK cycles before a device Reset occurs⁽¹⁾ 00000000000000 = No delay between NMI assertion and device Reset event

Note 1: If a Watchdog Timer NMI event (when not in Sleep mode) or a Deadman Timer NMI event is cleared before this counter reaches '0', no device Reset is asserted. This NMI reset counter is only applicable to these two specific NMI events.

Note: The system unlock sequence must be performed before the SWRST bit can be written. Refer to **Section** 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.

REGISTER 10-14: DCHxSPTR: DMA CHANNEL x SOURCE POINTER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
31:24	_	_	_	_	_	_	_	_				
22.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
23:16	_	_	_	_	_	_	_	_				
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
15:8		CHSPTR<15:8>										
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
7:0				CHSPTF	R<7:0>							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHSPTR<15:0>: Channel Source Pointer bits

111111111111111 = Points to byte 65,535 of the source

•

0000000000000000 = Points to byte 1 of the source 000000000000000 = Points to byte 0 of the source

Note: When in Pattern Detect mode, this register is reset on a pattern detect.

REGISTER 10-15: DCHxDPTR: DMA CHANNEL x DESTINATION POINTER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
31.24	_	_	_	_	_	_	_	_				
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
23:16	_	_	_	_	_	_	_	_				
15:8	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
15.6	CHDPTR<15:8>											
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
7:0				CHDPTF	R<7:0>							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHDPTR<15:0>: Channel Destination Pointer bits

111111111111111 = Points to byte 65,535 of the destination

•

00000000000000000 = Points to byte 1 of the destination 00000000000000000 = Points to byte 0 of the destination

REGISTER 11-1: USBCSR0: USB CONTROL STATUS REGISTER 0

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	-	-	_	-	-	_
22.40	R-0, HS	R-0, HS	R-0, HS					
23:16	EP7TXIF	EP6TXIF	EP5TXIF	EP4TXIF	EP3TXIF	EP2TXIF	EP1TXIF	EP0IF
	R/W-0	R/W-0	R/W-1	R-0, HS	R-0	R/W-0	R-0, HC	R/W-0
15:8	ISOUPD	SOFTCONN	HSEN	HSMODE	RESET	RESUME	SUSPMODE	SUSPEN
	_	_	HOLIN	TISWODE	KLOLI	KLSOWL	3031 WODE	303i Liv
	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0					FUNC<6:0>			
	_	_			_			_

Legend:HS = Hardware SetHC = Hardware ClearedR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

bit 23-17 EP7TXIF: Endpoint 'n' TX Interrupt Flag bit

1 = Endpoint has a transmit interrupt to be serviced

0 = No interrupt event

bit 16 **EP0IF:** Endpoint 0 Interrupt bit

1 = Endpoint 0 has an interrupt to be serviced

0 = No interrupt event

All EPxTX and EP0 bits are cleared when the byte is read. Therefore, these bits must be read independently from the remaining bits in this register to avoid accidental clearing.

bit 15 **ISOUPD:** ISO Update bit (Device mode only; unimplemented in Host mode)

1 = USB module will wait for a SOF token from the time TXPKTRDY is set before sending the packet

0 = No change in behavior

This bit only affects endpoints performing isochronous transfers when in *Device mode*. This bit is unimplemented in *Host mode*.

bit 14 SOFTCONN: Soft Connect/Disconnect Feature Selection bit

1 = The USB D+/D- lines are enabled and active

0 = The USB D+/D- lines are disabled and are tri-stated

This bit is only available in Device mode.

bit 13 **HSEN:** Hi-Speed Enable bit

1 = The USB module will negotiate for Hi-Speed mode when the device is reset by the hub

0 = Module only operates in Full-Speed mode

bit 12 **HSMODE:** Hi-Speed Mode Status bit

1 = Hi-Speed mode successfully negotiated during USB reset

0 = Module is not in Hi-Speed mode

In *Device mode*, this bit becomes valid when a USB reset completes. In *Host mode*, it becomes valid when the RESET bit is cleared.

bit 11 RESET: Module Reset Status bit

1 = Reset signaling is present on the bus

0 = Normal module operation

In Device mode, this bit is read-only. In Host mode, this bit is read/write.

TABLE 12-1: INPUT PIN SELECTION

Peripheral Pin	[pin name]R SFR	[pin name]R bits	[pin name]R Value to RPn Pin Selection				
INT3	INT3R	INT3R<3:0>	0000 = RPD2				
T2CK	T2CKR	T2CKR<3:0>	0001 = RPG8				
T6CK	T6CKR	T6CKR<3:0>	0010 = RPF4				
IC3	IC3R	IC3R<3:0>	0011 = Reserved				
IC7	IC7R	IC7R<3:0>	0100 = RPF1 0101 = RPB9				
U1RX	U1RXR	U1RXR<3:0>	0101 = RFB10				
U2CTS	U2CTSR	U2CTSR<3:0>	0111 = RPC14				
U5RX	U5RXR	U5RXR<3:0>	1000 = RPB5				
U6CTS	U6CTSR	U6CTSR<3:0>	1001 = Reserved				
SDI1	SDI1R	SDI1R<3:0>	1010 = RPC1				
SDI3	SDI3R	SDI3R<3:0>	1011 = RPD14 1100 = RPG1				
SDI5	SDI5R	SDI5R<3:0>	1100 = RPG1 1101 = RPA14				
SS6	SS6R	SS6R<3:0>	1110 = RPD6				
REFCLKI1	REFCLKI1R	REFCLKI1R<3:0>	1111 = Reserved				
INT4	INT4R	INT4R<3:0>	0000 = RPD3				
T5CK	T5CKR	T5CKR<3:0>	0001 = RPG7 0010 = RPF5				
T7CK	T7CKR	T7CKR<3:0>	0011 = RPD11				
IC4	IC4R	IC4R<3:0>	0100 = RPF0 0101 = RPB1				
IC8	IC8R	IC8R<3:0>	0110 = RPE5				
U3RX	U3RXR	U3RXR<3:0>	0111 = RPC13 1000 = RPB3				
U4CTS	U4CTSR	U4CTSR<3:0>	1000 = Reserved				
SDI2	SDI2R	SDI2R<3:0>	1010 = RPC4 1011 = Reserved				
SDI4	SDI4R	SDI4R<3:0>	1100 = RPG0				
C1RX	C1RXR	C1RXR<3:0>	1101 = RPA15 1110 = RPD7 1111 = Reserved				
REFCLKI4	REFCLKI4R	REFCLKI4R<3:0>					

כ	ׅׅׅׅׅׅׅ֝֝֝֜֝֝֜֝֝֜֜֝֝֜֜֝֝֜֜֝֝֡֜֜֝֜֝֝֡֜֜֝֝֡֡֜֝֡֡֡֝֡֡֡
70000	
	L
Ŧ	
-page	
9 26 /	

TABLE 12-4: PORTB REGISTER MAP

Name	ess		σ.								Bits									
100 NASELB 15:0 ANSB15 ANSB14 ANSB13 ANSB12 ANSB11 ANSB10 ANSB9 ANSB9 ANSB8 ANSB7 ANSB5 ANSB4 ANSB3 ANSB2 ANSB1 ANSB0 FFBF FFBF ANSB5 AN	Virtual Address (BF86_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
15.0 ANSB15 ANSB14 ANSB13 ANSB12 ANSB14 ANSB15 ANSB14 ANSB15 ANS	0100	ANSELR	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
1710 1710	0100	ANOLLD	15:0	ANSB15	ANSB14	ANSB13	ANSB12	ANSB11	ANSB10	ANSB9	ANSB8	ANSB7		ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	FFBF
15.0 TRISB15 TRISB14 TRISB12 TRISB12 TRISB15 TRISB16 TRISB5 TRISB5	0110	TRISB	31:16				_	_	_	_						_	_	_		0000
OPCRD 15.0 RB15 RB14 RB13 RB12 RB11 RB10 RB9 RB8 RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0 xxxxx xxxxx xxxxx xxxxx xxxxx xxxxx xxxxx xxxxx xxxxx xxxxxx	0110	TRIOD	15:0	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
15:0	0120	P∩RTR	31:16	_	_	_	_	_	_	_	_	_	_	_		_	_	_	_	0000
0.130	0120	TOKID	15:0	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx
15.0 LATB4 LATB4	0130	ΙΔTR	31:16	_	_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	0000
150 ODCB 150 ODCB	0130	LKID	15:0	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx
15.0 ODCB15 ODCB14 ODCB13 ODCB12 ODCB14 ODCB15 ODCB16 ODCB15 ODCB16 ODC	0140	ODCB	31:16	_	_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	0000
15:0 CNPUB15 CNPUB15 CNPUB15 CNPUB14 CNPUB13 CNPUB12 CNPUB15 CNPUB15	0140	ODOD	15:0	ODCB15	ODCB14	ODCB13	ODCB12	ODCB11	ODCB10	ODCB9	ODCB8	ODCB7	ODCB6	ODCB5	ODCB4	ODCB3	ODCB2	ODCB1	ODCB0	0000
15:0 CNPUBI CNPUBI CNPUBI CNPUBI CNPUBI CNPUBI CNPUB	0150	CNDUB	31:16	_	_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	0000
15:0 CNPDB 15:0 CNPDB 2 CNPDB 3 CNPDB 3 CNPDB 2 CNPDB 4 CNPDB 5 CNPDB 6 CNPDB 5 CNPDB 6 CNNDB 6	0130	CINFOB	15:0	CNPUB15	CNPUB14	CNPUB13	CNPUB12	CNPUB11	CNPUB10	CNPUB9	CNPUB8	CNPUB7	CNPUB6	CNPUB5	CNPUB4	CNPUB3	CNPUB2	CNPUB1	CNPUB0	0000
15:0 CNPDB15 CNPDB14 CNPDB13 CNPDB15 CNPB15 CNPB15 CNNEB15	0160	CNPDB	31:16	_	_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	0000
0170 CNCONB 15:0 ON	0100	CIVI DD	15:0	CNPDB15	CNPDB14	CNPDB13	CNPDB12	CNPDB11	CNPDB10	CNPDB9	CNPDB8	CNPDB7	CNPDB6	CNPDB5	CNPDB4	CNPDB3	CNPDB2	CNPDB1	CNPDB0	0000
15:0 ON			31:16	_	_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	0000
O180 CNENB 15:0 CNIEB15 CNIEB14 CNIEB13 CNIEB12 CNIEB11 CNIEB10 CNIEB9 CNIEB8 CNIEB7 CNIEB6 CNIEB5 CNIEB4 CNIEB3 CNIEB2 CNIEB1 CNIEB0 0000	0170	CNCONB	15:0	ON	_	1	_		ı	1	1	1	-	-	_	1	_	_	-	0000
15:0 CNIEB15 CNIEB14 CNIEB13 CNIEB12 CNIEB16 CNIEB9 CNIEB9 CNIEB9 CNIEB5 CNIEB5	0100	CNIENID	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
O190 CNSTATB 15:0 CN CN CN CN CN CN CN C	0100	CINLIND	15:0	CNIEB15	CNIEB14	CNIEB13	CNIEB12	CNIEB11	CNIEB10	CNIEB9	CNIEB8	CNIEB7	CNIEB6	CNIEB5	CNIEB4	CNIEB3	CNIEB2	CNIEB1	CNIEB0	0000
15:0 STATB15 STATB14 STATB13 STATB12 STATB11 STATB10 STATB9 STATB8 STATB5 STATB5 STATB5 STATB5 STATB4 STATB3 STATB2 STATB1 STATB0 0000			31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
01A0 CNNEB 15:0 CNNEB15 CNNEB14 CNNEB13 CNNEB12 CNNEB11 CNNEB10 CNNEB9 CNNEB8 CNNEB7 CNNEB6 CNNEB5 CNNEB4 CNNEB3 CNNEB2 CNNEB1 CNNEB0 0000 01B0 CNFB 31:16 — — — — — — — — — — — — — — — — — — —	0190	CNSTATB	15:0																	0000
15:0 CNNEB15 CNNEB14 CNNEB13 CNNEB12 CNNEB11 CNNEB10 CNNEB9 CNNEB5 CNNEB5	0140	CNINED	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
01B0 CNFB	UIAU	CININEB	15:0	CNNEB15	CNNEB14	CNNEB13	CNNEB12	CNNEB11	CNNEB10	CNNEB9	CNNEB8	CNNEB7	CNNEB6	CNNEB5	CNNEB4	CNNEB3	CNNEB2	CNNEB1	CNNEB0	0000
15:0 CNFB15 CNFB14 CNFB13 CNFB12 CNFB11 CNFB10 CNFB9 CNFB8 CNFB7 CNFB7 CNFB7 CNFB5 CNFB4 CNFB3 CNFB2 CNFB1 CNFB0 0000 01C0 SRCON0B 31:16 0000 15:0 SR1B15 SR1B14 SR1B13 SR1B12 SR1B11 SR1B10 SR1B9 SR1B8 SR1B7 SR1B6 SR1B5 SR1B4 SR1B3 SR1B2 SR1B1 SR1B0 0000 01D0 SRCON1B 31:16	0400	ONED	31:16	_	_	_	_	_	_	_	-	-	_	_	_	_	_	_	-	0000
01C0 SRCON0B 15:0 SR1B15 SR1B14 SR1B13 SR1B12 SR1B11 SR1B10 SR1B9 SR1B8 SR1B7 SR1B6 SR1B5 SR1B4 SR1B3 SR1B2 SR1B1 SR1B0 0000 001D0 SRCON1B 31:16 — — — — — — — — — — — — — — — — — — —	ОТВО	CINFB	15:0	CNFB15	CNFB14	CNFB13	CNFB12	CNFB11	CNFB10	CNFB9	CNFB8	CNFB7	CNFB76	CNFB5	CNFB4	CNFB3	CNFB2	CNFB1	CNFB0	0000
15:0 SR1B15 SR1B14 SR1B13 SR1B12 SR1B11 SR1B10 SR1B9 SR1B8 SR1B7 SR1B6 SR1B5 SR1B4 SR1B3 SR1B2 SR1B1 SR1B0 0000 01D0 SRCON1B 31:16 — — — — — — — — — — — — — — — — — — —	0100	CDCONOD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
101D0ISRCON1B	0100	2KCON0B	15:0	SR1B15	SR1B14	SR1B13	SR1B12	SR1B11	SR1B10	SR1B9	SR1B8	SR1B7	SR1B6	SR1B5	SR1B4	SR1B3	SR1B2	SR1B1	SR1B0	0000
15:0 SR0B15 SR0B14 SR0B13 SR0B12 SR0B11 SR0B10 SR0B9 SR0B8 SR0B7 SR0B6 SR0B5 SR0B4 SR0B3 SR0B2 SR0B1 SR0B0 0.000	04D0	CDCON4D	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
,	0טוט	SKCON1B	15:0	SR0B15	SR0B14	SR0B13	SR0B12	SR0B11	SR0B10	SR0B9	SR0B8	SR0B7	SR0B6	SR0B5	SR0B4	SR0B3	SR0B2	SR0B1	SR0B0	0000

x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

14.0 TIMER2/3, TIMER4/5, TIMER6/7, AND TIMER8/9

Note:

This data sheet summarizes the features of the PIC32MZ Graphics (DA) Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 14.** "**Timers**" (DS60001105), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

This family of devices features eight synchronous 16-bit timers (default) that can operate as a freerunning interval timer for various timing applications and counting external events.

The following modes are supported:

- · Synchronous internal 16-bit timer
- · Synchronous internal 16-bit gated timer
- · Synchronous external 16-bit timer

Four 32-bit synchronous timers are available by combining Timer2 with Timer3, Timer4 with Timer5, Timer6 with Timer7, and Timer8 with Timer9.


The 32-bit timers can operate in one of three modes:

- · Synchronous internal 32-bit timer
- · Synchronous internal 32-bit gated timer
- · Synchronous external 32-bit timer

14.1 Additional Features

- · Selectable clock prescaler
- · Timers operational during CPU idle
- Time base for Input Capture and Output Compare modules (Timer2 through Timer7 only)
- ADC event trigger (Timer3 and Timer5 only)
- Fast bit manipulation using CLR, SET and INV registers

FIGURE 14-1: TIMER2 THROUGH TIMER9 BLOCK DIAGRAM (16-BIT)



REGISTER 17-4: DMTSTAT: DEADMAN TIMER STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
22:40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	_	_	_	_	_	_
7.0	R-0, HC	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R-0
7:0	BAD1	BAD2	DMTEVENT					WINOPN

Legend: HC = Cleared by Hardware

R = Readable bit W = Writable bit U = Unimplemented bit

-n = Bit Value at POR: ('0', '1', x = unknown) P = Programmable bit r = Reserved bit

bit 31-8 Unimplemented: Read as '0'

bit 7 BAD1: Bad STEP1<7:0> Value Detect bit

1 = Incorrect STEP1<7:0> value was detected 0 = Incorrect STEP1<7:0> value was not detected

bit 6 BAD2: Bad STEP2<7:0> Value Detect bit

1 = Incorrect STEP2<7:0> value was detected 0 = Incorrect STEP2<7:0> value was not detected

bit 5 **DMTEVENT:** Deadman Timer Event bit

1 = Deadman timer event was detected (counter expired or bad STEP1<7:0> or STEP2<7:0> value was entered prior to counter increment)

0 = Deadman timer event was not detected

bit 4-1 **Unimplemented:** Read as '0'

bit 0 WINOPN: Deadman Timer Clear Window bit

1 = Deadman timer clear window is open

0 = Deadman timer clear window is not open

REGISTER 20-5: ALRMTIME: ALARM TIME VALUE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
31:24		HR10	<3:0>			HR01	<3:0>	
22.46	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
23:16		MIN10	<3:0>			MIN01	<3:0>	
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
15:8		SEC10	<3:0>			SEC01	<3:0>	
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	_	_	_	_	_	_	_	_

_		_
Lea	n	м .
ᆫᄄᅜ	CI.	ıu.

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-28 HR10<3:0>: Binary Coded Decimal value of hours bits, 10 digits; contains a value from 0 to 2

bit 27-24 HR01<3:0>: Binary Coded Decimal value of hours bits, 1 digit; contains a value from 0 to 9

bit 23-20 MIN10<3:0>: Binary Coded Decimal value of minutes bits, 10 digits; contains a value from 0 to 5

bit 19-16 MIN01<3:0>: Binary Coded Decimal value of minutes bits, 1 digit; contains a value from 0 to 9

bit 15-12 **SEC10<3:0>:** Binary Coded Decimal value of seconds bits, 10 digits; contains a value from 0 to 5

bit 11-8 SEC01<3:0>: Binary Coded Decimal value of seconds bits, 1 digit; contains a value from 0 to 9

bit 7-0 Unimplemented: Read as '0'

22.0 SERIAL QUAD INTERFACE (SQI)

Note:

This data sheet summarizes the features of the PIC32MZ Graphics (DA) Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 46. "Serial Quad Interface (SQI)" (DS60001244), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The SQI module is a synchronous serial interface that provides access to serial Flash memories and other serial devices. The SQI module supports Single Lane (identical to SPI), Dual Lane, and Quad Lane modes.

The following are some of the key features of the SQI module:


- · Supports Single, Dual, and Quad Lane modes
- Supports Single Data Rate (SDR) and Double Data Rate (DDR) modes
- · Programmable command sequence
- · eXecute-In-Place (XIP)

- · Data transfer:
 - Programmed I/O mode (PIO)
 - Buffer descriptor DMA
- · Supports SPI Mode 0 and Mode 3
- Programmable Clock Polarity (CPOL) and Clock Phase (CPHA) bits
- Supports up to two Chip Selects
- · Supports up to four bytes of Flash address
- · Programmable interrupt thresholds
- · 32-byte transmit data buffer
- · 32-byte receive data buffer
- 4-word controller buffer

Note:

Once the SQI module is configured, external devices are memory mapped into KSEG2 (see Figure 4-1 through Figure 4-2 in Section 4.0 "Memory Organization" for more information). The MMU must be enabled and the TLB must be set up to access this memory (see Section 50. "CPU for Devices with MIPS32® microAptiv™ and M-Class Cores" (DS60001192) in the "PIC32 Family Reference Manual" for more information).

FIGURE 22-1: SQI MODULE BLOCK DIAGRAM



REGISTER 27-9: CEHDLEN: CRYPTO ENGINE HEADER LENGTH REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	-	-	_		_
22.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	_	_	_	_
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				HDRLEN	V<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 HDRLEN<7:0>: DMA Header Length bits

For every packet, skip this length of locations and start filling the data.

REGISTER 27-10: CETRLLEN: CRYPTO ENGINE TRAILER LENGTH REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	-	_	_	_
00:40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	-	-	_	_	_
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				TRLRLE	N<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 TRLRLEN<7:0>: DMA Trailer Length bits

For every packet, skip this length of locations at the end of the current packet and start putting the next packet.

REGISTER 29-5: ADCIMCON1: ADC INPUT MODE CONTROL REGISTER 1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	DIFF15	SIGN15	DIFF14	SIGN14	DIFF13	SIGN13	DIFF12	SIGN12
00:40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	DIFF11	SIGN11	DIFF10	SIGN10	DIFF9	SIGN9	DIFF8	SIGN8
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	DIFF7	SIGN7	DIFF6	SIGN6	DIFF5	SIGN5	DIFF4	SIGN4
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	DIFF3	SIGN3	DIFF2	SIGN2	DIFF1	SIGN1	DIFF0	SIGN0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 **DIFF15:** AN15 Mode bit

1 = AN15 is using Differential mode

0 = AN15 is using Single-ended mode

bit 30 SIGN:15 AN15 Signed Data Mode bit

1 = AN15 is using Signed Data mode

0 = AN15 is using Unsigned Data mode

bit 29 **DIFF14:** AN14 Mode bit

1 = AN14 is using Differential mode

0 = AN14 is using Single-ended mode

bit 28 SIGN14: AN14 Signed Data Mode bit

1 = AN14 is using Signed Data mode

0 = AN14 is using Unsigned Data mode

bit 27 DIFF13: AN13 Mode bit

1 = AN13 is using Differential mode

0 = AN13 is using Single-ended mode

bit 26 SIGN13: AN13 Signed Data Mode bit

1 = AN13 is using Signed Data mode

0 = AN13 is using Unsigned Data mode

bit 25 **DIFF12:** AN12 Mode bit

1 = AN12 is using Differential mode

0 = AN12 is using Single-ended mode

bit 24 SIGN12: AN12 Signed Data Mode bit

1 = AN12 is using Signed Data mode

0 = AN12 is using Unsigned Data mode

bit 23 **DIFF11:** AN11 Mode bit

1 = AN11 is using Differential mode

0 = AN11 is using Single-ended mode

bit 22 SIGN11: AN11 Signed Data Mode bit

1 = AN11 is using Signed Data mode

0 = AN11 is using Unsigned Data mode **DIFF10:** AN10 Mode bit

1 = AN10 is using Differential mode

0 = AN10 is using Single-ended mode

bit 21

REGISTER 30-12: CIFLTCON2: CAN FILTER CONTROL REGISTER 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31.24	FLTEN11	MSEL1	1<1:0>		F	FSEL11<4:0>			
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23.10	FLTEN10	MSEL1	0<1:0>		F	SEL10<4:0>			
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	FLTEN9	MSELS	9<1:0>		F	SEL9<4:0>			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7.0	FLTEN8	MSEL	8<1:0>		F	SEL8<4:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 FLTEN11: Filter 11 Enable bit

1 = Filter is enabled

0 = Filter is disabled

bit 30-29 MSEL11<1:0>: Filter 11 Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

bit 28-24 FSEL11<4:0>: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

•

•

00001 = Message matching filter is stored in FIFO buffer 1

00000 = Message matching filter is stored in FIFO buffer 0

bit 23 FLTEN10: Filter 10 Enable bit

1 = Filter is enabled

0 = Filter is disabled

bit 22-21 MSEL10<1:0>: Filter 10 Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

bit 20-16 FSEL10<4:0>: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

•

•

•

00001 = Message matching filter is stored in FIFO buffer 1

00000 = Message matching filter is stored in FIFO buffer 0

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

REGISTER 38-1: DDRTSEL: DDR TARGET SELECT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_					_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_					_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
13.6	_	_	_					_
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0				TSEL	<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 TSEL<7:0>: Target Select bits

These bits select the target to program arbitration parameters. This field must be set before an arbitration parameter is programmed for a target. The value in this field represents the target number (0-4) multiplied by the field size of the arbitration parameter.

REGISTER 41-13: CFGCON2: CONFIGURATION CONTROL REGISTER 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24:24	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
31:24	GLCDPINEN	GLCDMODE ⁽¹⁾	SDCDEN	SDWPEN	_	1	SDWRF	THR<9:8>
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10			SDWRFTH	₹<7:0>				
15.0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
13.6	15:8 — — SDRDFTHR<9:4>							
7:0	R/W-0	R/W-0	R/W-0	R/W-0	r-1	R/W-0	U-0	R/W-0
7.0		SDRDFTHR	<3:0>		_	SDWPPOL	_	GPURESET

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 GLCDPINEN: Graphics Display Pin Enable bit

1 = GLCD pins are used by the GLCD module

0 = GLCD pins are available for general purpose use

bit 30 **GLCDMODE:** Graphics Display Mode bit⁽¹⁾

1 = GLCD pins are set to RGB565 mode. Other GDx pins are available for general purpose use.

0 = GLCD pins are set to RGB888 mode

bit 29 SDCDEN: SD Card Detect Pin Enable bit

 $1 = \overline{SDCD}$ pin is enabled for use by SDHC

 $0 = \overline{SDCD}$ pin is available for general purpose use

bit 28 SDWPEN: SD card Write Protect Enable bit

 $1 = \overline{\text{SDWP}}$ pin is enabled for use by SDHC

 $0 = \overline{\text{SDWP}}$ pin is available for general purpose use

bit 27-26 Unimplemented: Read as '0'

bit 25-16 SDWRFTHR<9:0>: SDHC Write FIFO Threshold bits

SDHC FIFO threshold value in bytes (FIFO size is 512 bytes).

bit 15-14 Unimplemented: Read as '0'

bit 13-4 SDRDFTHR<9:0>: SDHC Read FIFO Threshold bits

SDHC FIFO threshold value in bytes (FIFO size is 512 bytes).

bit 3 Reserved: Read as '1'

bit 2 SDWPPOL: SD card Write Protect Polarity bit

1 = SDWP pin is Active-High

 $0 = \overline{\text{SDWP}}$ pin is Active-Low

Note: This bit supports SD cards with different write-protect polarity types.

bit 1 Unimplemented: Read as '0'

bit 0 GPURESET: GPU Reset Bit

1 = Release RESET to the GPU module

0 = Hold GPU in RESET.

Note: This bit is only used if the GPU functionality is to be enabled or disabled at run-time. Writing to this bit requires the GPUMD bit (PMD6<18>) be set to '0' (GPU is enabled).

Note 1: To use GLCD in RGB888 mode, the GLCDMODE bit should be set to '0', which will turn-off the general purpose I/O functionality on six additional pins. Refer to the specific package in "**Device Pin Tables**" for information on GDx pin sharing.

REGISTER 41-14: CFGMPLL: MEMORY PLL CONFIGURATION REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	R-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
31:24	MPLLRDY	MPLLDIS	MF	PLLODIV2<2:	0>	MPLLODIV1<2:0>			
	R-0	R/W-1	U-0	U-0	U-0	U-0	U-0	U-0	
23:16	MPLL VREGRDY	MPLL VREGDIS	_	_	_	_	_	_	
45.0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
15:8				MPLLMU	JLT<7:0>				
7:0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
	INTVREF	CON<1:0>			MPLLID	IV<5:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 MPLLRDY: Memory PLL Status bit

1 = MPLL clock is stable and is ready for use

0 = MPLL clock is not ready. Initializing DDR2 SDRAM when the clock is not ready will result in undefined behavior.

bit 30 MPLLDIS: MPLL Disable bit

1 = MPLL is disabled

0 = MPLL is enabled

Note: Clear this bit only after the MPLLVREGRDY bit is set to '1'.

bit 29-27 MPLLODIV2<2:0>: MPLL Output Divider 2 bits

111 = MPLL second stage output is divided by 7

110 = MPLL second stage output is divided by 6

101 = MPLL second stage output is divided by 5

100 = MPLL second stage output is divided by 4

011 = MPLL second stage output is divided by 3

010 = MPLL second stage output is divided by 2

001 = MPLL second stage output is divided by 1

000 = Reserved

Note: The Value in this field should be less than MPLLODIV1. Unless it is necessary, setting these bits to '001' (MPLL second stage output is divided by 1) will produce less clock jitter.

bit 26-24 MPLLODIV1<2:0>: MPLL Output Divider 1 bits

See bits 29-27 for available selections.

bit 23 MPLLVREGRDY: MPLL Voltage Regulator Ready bit

1 = MPLL voltage regulator is ready for use

0 = MPLL voltage regulator is not ready or is disabled

bit 22 MPLLVREGDIS: MPLL Voltage regulator Disable bit

1 = MPLL voltage regulator is disabled

0 = MPLL voltage regulator is enabled

bit 21-16 Unimplemented: Read as '0'

TABLE 44-11: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHA	OC CHARACTERISTICS			Standard Operating Conditions: VDDIO = 2.2V to 3.6V, VDDCORE = 1.7V to 1.9V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industria						
Param.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions ⁽¹⁾			
		Output Low Voltage I/O Pins 4x Sink Driver Pins - RA0-RA3, RA9, RA10, RA14, RA15 RB0, RB4, RB6, RB7, RB10, RB11, RB12, RB14 RC12-RC15 RD6, RD7, RD11, RD14 RE8, RE9 RF2, RF3, RF8, RF12 RG15 RH0, RH1, RH4-RH14 RJ0-RJ2, RJ8, RJ9, RJ11	_	_	0.4	V	IOL ≤ 10 mA, VDDIO = 3.3V			
DO10	VOL	Output Low Voltage I/O Pins: 8x Sink Driver Pins - RA4, RA5 RB2, RB3, RB5, RB8, RB9, RB13, RB14, RB15 RC1-RC4 RD0-RD3, RD9, RD10, RD12, RD13 RE0-RE7 RF0, RF1, RF4, RF5, RF13 RG0, RG1, RG6, RG7, RG8, RG9 RH2, RH3, RH7, RH15 RJ3-RJ7, RJ10, RJ12-RJ15 RK0-RK7	_	_	0.4	V	IOL ≤ 15 mA, VDDIO = 3.3V			
		Output Low Voltage I/O Pins: 12x Sink Driver Pins - RA6, RA7 RD4, RD5 RG12-RG14	_	_	0.4	V	IOL ≤ 20 mA, VDDIO = 3.3V			

Note 1: Parameters are characterized, but not tested.

TABLE 44-15: DC CHARACTERISTICS: PROGRAM MEMORY(3)

DC CHA	RACTI	ERISTICS	Standard Operating Conditions: VDDIO = 2.2V to 3.6V, VDDCORE = 1.7V to 1.9V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial						
Param. No.	Sym.	Characteristics	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions		
D130a	ЕР	Cell Endurance	10,000		_	E/W	Without ECC		
D130b			20,000	_	_	E/W	With ECC		
D131	VPR	VDDCORE for Read	VDDCOREMIN	_	VDDCOREMAX	V	_		
D132	VPEW	VDDCORE for Erase or Write	VDDCOREMIN	_	VDDCOREMAX	V	_		
D134a	TRETD	Characteristic Retention	10	_	_	Year	Without ECC		
D134b			20	_	_	Year	With ECC		
D135	IDDP	Supply Current during Programming	_	_	30	mA	_		
D136	Trw	Row Write Cycle Time (Notes 2, 4)	_	66813	_	FRC Cycles	_		
D137	TQWW	Quad Word Write Cycle Time (Note 4)	_	773	_	FRC Cycles	_		
D138	Tww	Word Write Cycle Time (Note 4)	_	383	_	FRC Cycles	_		
D139	TCE	Chip Erase Cycle Time (Note 4)	_	515373		FRC Cycles	_		
D140	TPFE	All Program Flash (Upper and Lower regions) Erase Cycle Time (Note 4)		256909	_	FRC Cycles	_		
D141	Трве	Program Flash (Upper or Lower regions) Erase Cycle Time (Note 4)		128453	_	FRC Cycles	_		
D142	TPGE	Page Erase Cycle Time (Note 4)	_	128453		FRC Cycles			

- **Note 1:** Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.
 - 2: The minimum PBCLK5 for row programming is 4 MHz.
 - **3:** Refer to the "PIC32 Flash Programming Specification" (DS60001145) for operating conditions during programming and erase cycles.
 - **4:** This parameter depends on FRC accuracy (see Table 44-27) and FRC tuning values (see the OSCTUN register: Register 8-2).

TABLE 44-16: DC CHARACTERISTICS: PROGRAM FLASH MEMORY WAIT STATES

DC CHARACTERISTICS	Standard Operating Conditions: $V_{DDIO} = 2.2V$ to 3.6V, $V_{DDCORE} = 1.7V$ to 1.9V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Required Flash Wait States ⁽¹⁾	SYSCLK Units Conditions					
With ECC:						
0 Wait states	0 < SYSCLK ≤ 60	MHz				
1 Wait state	60 < SYSCLK ≤ 120	1411.12				
2 Wait states	120 < SYSCLK ≤ 200					
Without ECC:						
0 Wait states	0 < SYSCLK ≤ 74	MHz				
1 Wait state	74 < SYSCLK ≤ 140	1411 12	_			
2 Wait states	140 < SYSCLK ≤ 200					

Note 1: To use Wait states, the Prefetch module must be enabled (PREFEN<1:0> ≠ 00) and the PFMWS<2:0> bits must be written with the desired Wait state value.

TABLE 44-54: EBI TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: $VDDIO = 2.2V$ to 3.6V, $VDDCORE = 1.7V$ to 1.9V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param. No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
EB10	TEBICLK	Internal EBI Clock Period (SYSCLK)	5	_	_	ns	_	
EB11	TEBIRC	EBI Read Cycle Time (TRC<5:0>)	10	_	_	ns	_	
EB12	TEBIPRC	EBI Page Read Cycle Time (TPRC<3:0>)	10	_	_	ns	_	
EB13	TEBIAS	EBI Write Address Setup (TAS<1:0>)	5	_	_	ns	_	
EB14	TEBIWP	EBI Write Pulse Width (TWP<5:0>)	5	_	_	ns	_	
EB15	TEBIWR	EBI Write Recovery Time (TWR<1:0>)	5	_	_	ns	_	
EB16	ТЕВІСО	EBI Output Control Signal Delay	_	_	5	ns	See Note 1	
EB17	TEBIDO	EBI Output Data Signal Delay	_	_	5	ns	See Note 1	
EB18	TEBIDS	EBI Input Data Setup	2.5			ns	See Note 1	
EB19	TEBIDH	EBI Input Data Hold	1.5	_	_	ns	See Note 1, 2	

Note 1: Maximum pin capacitance = 10 pF.

TABLE 44-55: GLCD CONTROLLER TIMING SPECIFICATIONS

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: VDDIO = 2.2V to 3.6V, VDDCORE = 1.7V to 1.9V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial						
Param. No.	Symbol	Characteristic	Min. Typ. Max. Units Conditions							
GD20	tGCLK	Pixel Clock Frequency	50 MHz							

^{2:} Hold time from EBI Address change is 0 ns.