



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

etails	
roduct Status	Active
ore Processor	MIPS32® microAptiv™
ore Size	32-Bit Single-Core
peed	200MHz
onnectivity	CANbus, EBI/EMI, Ethernet, I ² C, IrDA, LINbus, PMP, SPI, SQI, UART/USART, USB OTG
eripherals	Brown-out Detect/Reset, DMA, HLVD, I ² S, POR, PWM, WDT
umber of I/O	120
rogram Memory Size	2MB (2M x 8)
rogram Memory Type	FLASH
EPROM Size	-
AM Size	256K x 8
oltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
ata Converters	A/D 45x12b
scillator Type	Internal
perating Temperature	-40°C ~ 85°C (TA)
lounting Type	Surface Mount
ackage / Case	169-LFBGA
upplier Device Package	169-LFBGA (11x11)
urchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2025dag169t-i-6

TABLE 4-23: SYSTEM BUS TARGET PROTECTION GROUP 13 REGISTER MAP

ess										Ві	its								
Virtual Address (BF91_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
8420	SBT13ELOG1	31:16	MULTI	_	_	_		CODE	<3:0>		_	_	_	_	_	_	_	_	0000
0420	OBT ISEEOOT	15:0				INITIE)<7:0>					REGIO	N<3:0>		_		CMD<2:0>		0000
8424	SBT13ELOG2	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0121	0511022002	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	GROU	P<1:0>	0000
8428	SBT13ECON	31:16	_	_	_	_	_	_	_	ERRP	_	_	_	_	_	_	_	_	0000
0.20	0211020011	15:0		_	_	_	_	_	_	_	_	_	_		_	_	_		0000
8430	SBT13ECLRS	31:16		_	_	_	_	_	_		_	_	_		_			_	0000
		15:0		_	_	_	_	_	_		_	_	_					CLEAR	0000
8438	SBT13ECLRM	31:16		_				_					_			_			0000
		15:0		_	_	_	_	_	_	_	_	_	_		_	_	_	CLEAR	0000
8440	SBT13REG0	31:16							T	BASE	<21:6>					1	1		xxxx
		15:0		ı	BASE	<5:0>		1	PRI	_			SIZE<4:0>			_	_	_	xxxx
8450	SBT13RD0	31:16		_	_	_	_	_	_		_		_		_	_	_	_	xxxx
		15:0		_	_	_	_	_	_		_		_		GROUP3	GROUP2	GROUP1	GROUP0	xxxx
8458	SBT13WR0	31:16		_	_	_	_	_	_	_	_	_	_		_	_	_	_	XXXX
		15:0	_	_	_	_	_	_	_		_	_	_		GROUP3	GROUP2	GROUP1	GROUP0	
8460	SBT13REG1	31:16							I	BASE	<21:6>					1	1		xxxx
		15:0		l	BASE	<5:0>		l	PRI				SIZE<4:0>		I				XXXX
8470	SBT13RD1	31:16		_									_			_			xxxx
		15:0		_									_		GROUP3	GROUP2		GROUP0	
8478	SBT13WR1	31:16															-		xxxx
		15:0		_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note: For reset values listed as 'xxxx', please refer to Table 4-8 for the actual reset values.

REGISTER 5-7: NVMBWP: FLASH BOOT (PAGE) WRITE-PROTECT REGISTER

- bit 4 **UBWP4:** Upper Boot Alias Page 4 Write-protect bit⁽¹⁾
 - 1 = Write protection for physical address 0x01FC30000 through 0x1FC33FFF enabled
 - 0 = Write protection for physical address 0x01FC30000 through 0x1FC33FFF disabled
- bit 3 **UBWP3:** Upper Boot Alias Page 3 Write-protect bit⁽¹⁾
 - 1 = Write protection for physical address 0x01FC2C000 through 0x1FC2FFFF enabled
 - 0 = Write protection for physical address 0x01FC2C000 through 0x1FC2FFFF disabled
- bit 2 **UBWP2:** Upper Boot Alias Page 2 Write-protect bit⁽¹⁾
 - 1 = Write protection for physical address 0x01FC28000 through 0x1FC2BFFF enabled
 - 0 = Write protection for physical address 0x01FC28000 through 0x1FC2BFFF disabled
- bit 1 **UBWP1:** Upper Boot Alias Page 1 Write-protect bit⁽¹⁾
 - 1 = Write protection for physical address 0x01FC24000 through 0x1FC27FFF enabled
 - 0 = Write protection for physical address 0x01FC24000 through 0x1FC27FFF disabled
- bit 0 **UBWP0:** Upper Boot Alias Page 0 Write-protect bit⁽¹⁾
 - 1 = Write protection for physical address 0x01FC20000 through 0x1FC23FFF enabled
 - 0 = Write protection for physical address 0x01FC20000 through 0x1FC23FFF disabled
- **Note 1:** These bits are only available when the NVMKEY unlock sequence is performed and the associated Lock bit (LBWPULOCK or UBWPULOCK) is set.

Note: The bits in this register are only writable when the NVMKEY unlock sequence is followed.

REGISTER 6-1: RCON: RESET CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	R/W-0, HS	U-0	RW-0, HC	R/W-0, HC	U-0	U-0
31.24	_	_	HVD1V8R	-	BCFGERR	BCFGFAIL	_	
23:16	U-0	U-0	U-0	U-0	U-0	U-0	R/W-1, HS	R/W-1, HS
23.10	_	_	_	_	_	_	VBPOR	VBAT
15:8	U-0	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0, HS	U-0
15.6	_	_	_	_	_	DPSLP ⁽¹⁾	CMR	_
7.0	R/W-0, HS	R/W-1, HS	R/W-1, HS					
7:0	EXTR	SWR	DMTO	WDTO	SLEEP	IDLE	BOR ⁽¹⁾	POR ⁽¹⁾

Legend:HS = Hardware SetHC = Hardware ClearedR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-30 Unimplemented: Read as '0'

bit 29 HVD1V8R: VDDR1V8 (DDR2) High Voltage Detect Flag bit

1 = A high voltage condition on the VDDR1V8 voltage has occurred 0 = A high voltage condition on the VDDR1V8 voltage has not occurred

bit **Unimplemented:** Read as '0'

bit 27 BCFGERR: Primary Configuration Registers Error Flag bit

1 = An error occurred during a read of the primary configuration registers0 = No error occurred during a read of the primary configuration registers

bit 26 BCFGFAIL: Primary/Secondary Configuration Registers Error Flag bit

1 = An error occurred during a read of the primary and alternate configuration registers 0 = No error occurred during a read of the primary and alternate configuration registers

bit 25-18 Unimplemented: Read as '0'

bit 17 VBPOR: VBPOR Mode Flag bit

1 = A VBAT domain POR has occurred

0 = A VBAT domain POR has not occurred

bit 16 **VBAT:** VBAT Mode Flag bit

1 = A POR exit from VBAT has occurred (a true POR must be established with the valid VBAT voltage on the VBAT pin)

0 = A POR exit from VBAT has not occurred

bit 15-11 Unimplemented: Read as '0'

bit 10 **DPSLP:** Deep Sleep Mode Flag bit⁽¹⁾

1 = Deep Sleep mode has occurred

0 = Deep Sleep mode has not occurred

bit 9 CMR: Configuration Mismatch Reset Flag bit

1 = A Configuration Mismatch Reset has occurred

0 = A Configuration Mismatch Reset has not occurred

bit 8 Unimplemented: Read as '0'

bit 7 **EXTR:** External Reset (MCLR) Pin Flag bit

1 = Master Clear (pin) Reset has occurred

0 = Master Clear (pin) Reset has not occurred

bit 6 **SWR:** Software Reset Flag bit

1 = Software Reset was executed

0 = Software Reset was not executed

bit 5 **DMTO:** Deadman Timer Time-out Flag bit

1 = A DMT time-out has occurred

0 = A DMT time-out has not occurred

Note 1: User software must clear this bit to view the next detection.

REGISTER 6-1: RCON: RESET CONTROL REGISTER

bit 4 WDTO: Watchdog Timer Time-out Flag bit 1 = WDT Time-out has occurred 0 = WDT Time-out has not occurred bit 3 SLEEP: Wake From Sleep Flag bit 1 = Device was in Sleep mode 0 = Device was not in Sleep mode IDLE: Wake From Idle Flag bit bit 2 1 = Device was in Idle mode 0 = Device was not in Idle mode BOR: Brown-out Reset Flag bit (1) bit 1 1 = Brown-out Reset has occurred 0 = Brown-out Reset has not occurred **POR:** Power-on Reset Flag bit⁽¹⁾ bit 0 1 = Power-on Reset has occurred 0 = Power-on Reset has not occurred

Note 1: User software must clear this bit to view the next detection.

REGISTER 8-2: OSCTUN: FRC TUNING REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0 U-0		U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_			_	_	_	_
23:16	U-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	-	1	-	1	1	_
45.0	U-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	_	_	_	_
7.0	U-0	U-0	R/W-0 R/W-0		R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	_			TUN<	5:0> ⁽¹⁾		

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

```
bit 31-6 Unimplemented: Read as '0'
bit 5-0 TUN<5:0>: FRC Oscillator Tuning bits(1)
100000 = Center frequency -4%
100001 =
```

111111 =

000000 = Center frequency; Oscillator runs at nominal frequency (8 MHz)

000001 =

•

011110 =

011111 = Center frequency +4%

Note 1: OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation, and is neither characterized, nor tested.

Note: Writes to this register require an unlock sequence. Refer to **Section 42.** "**Oscillators with Enhanced PLL**" (DS60001250) in the "*PIC32 Family Reference Manual*" for details.

Register 9-1: PRESTAT: Prefetch Module Status Register

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0, HS	U-0	U-0
31.24	_	_	_	_	PFMDED	PFMSEC	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	-	-	-	-	1	1	-	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	_		_	-	1	-	-	_
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0				PFMSEC	CNT<7:0>			

Legend: HS = Hardware Set

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-28 Unimplemented: Write '0'; ignore read

bit 27 **PFMDED:** Flash Double-bit Error Detected (DED) Status bit

This bit is set in hardware and can only be cleared (i.e., set to '0') in software.

1 = A DED error has occurred 0 = A DED error has not occurred

bit 26 **PFMSEC:** Flash Single-bit Error Corrected (SEC) Status bit

1 = A SEC error occurred when PFMSECCNT<7:0> was equal to zero

0 = A SEC error has not occurred

bit 25-8 Unimplemented: Write '0'; ignore read

bit 7-0 **PFMSECCNT<7:0>:** Flash SEC Count bits

11111111 - 00000000 = SEC count

REGISTER 10-14: DCHxSPTR: DMA CHANNEL x SOURCE POINTER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	_
22.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15:8				CHSPTR	<15:8>			
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0				CHSPTF	R<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHSPTR<15:0>: Channel Source Pointer bits

111111111111111 = Points to byte 65,535 of the source

•

00000000000000000 = Points to byte 1 of the source 0000000000000000 = Points to byte 0 of the source

Note: When in Pattern Detect mode, this register is reset on a pattern detect.

REGISTER 10-15: DCHxDPTR: DMA CHANNEL x DESTINATION POINTER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
15:8	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15.6				CHDPTR	<15:8>			
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0				CHDPTF	R<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHDPTR<15:0>: Channel Destination Pointer bits

111111111111111 = Points to byte 65,535 of the destination

•

00000000000000000 = Points to byte 1 of the destination 00000000000000000 = Points to byte 0 of the destination

REGISTER 11-5: USBIEOCSR0: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 0 (ENDPOINT 0)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
	U-0	U-0 U-0 U-0		R/W-0	R/W-0, HC	R/W-0	R/W-0, HC	
31:24					I	1	I	FLSHFIFO
	_	_	_	_	DISPING	DTWREN	DATATGGL	FLSHFIFO
	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/C-0, HS	R/W-0, HS	R-0, HS	R-0	R-0
23:16	SVCSETEND	SVCRPR	SENDSTALL	SETUPEND	DATAEND	SENTSTALL	TXPKTRDY	RXPKTRDY
	NAKTMOUT	STATPKT	REQPKT	ERROR	SETUPPKT RXSTALL		INFRIRDI	KAFKIKUI
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	_	_	_	_	_	_
7:0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7.0			-	_	_	_	_	_

Legend:	HC = Hardware Cleared	HS = Hardware Set
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared $x = Bit$ is unknown

bit 31-28 Unimplemented: Read as '0'

- bit 27 **DISPING:** Disable Ping tokens control bit (*Host mode*)
 - 1 = USB Module will not issue PING tokens in data and status phases of a Hi-Speed Control transfer
 - 0 = Ping tokens are issued
- bit 26 **DTWREN:** Data Toggle Write Enable bit (*Host mode*)
 - 1 = Enable the current state of the Endpoint 0 data toggle to be written. Automatically cleared.
 - 0 = Disable data toggle write
- bit 25 **DATATGGL:** Data Toggle bit (*Host mode*)

When read, this bit indicates the current state of the Endpoint 0 data toggle.

If DTWREN = 1, this bit is writable with the desired setting.

If DTWREN = 0, this bit is read-only.

- bit 24 FLSHFIFO: Flush FIFO Control bit
 - 1 = Flush the next packet to be transmitted/read from the Endpoint 0 FIFO. The FIFO pointer is reset and the TXPKTRDY/RXPKTRDY bit is cleared. Automatically cleared when the operation completes. Should only be used when TXPKTRDY/RXPKTRDY = 1.
 - 0 = No Flush operation
- bit 23 SVCSETEND: Clear SETUPEND Control bit (Device mode)
 - 1 = Clear the SETUPEND bit in this register. This bit is automatically cleared.
 - 0 = Do not clear

NAKTMOUT: NAK Time-out Control bit (Host mode)

- 1 = Endpoint 0 is halted following the receipt of NAK responses for longer than the time set by the NAKLIM<4:0> bits (USBICSR<28:24>)
- 0 = Allow the endpoint to continue
- bit 22 SVCRPR: Serviced RXPKTRDY Clear Control bit (Device mode)
 - 1 = Clear the RXPKTRDY bit in this register. This bit is automatically cleared.
 - 0 = Do not clear

STATPKT: Status Stage Transaction Control bit (*Host mode*)

- 1 = When set at the same time as the TXPKTRDY or REQPKT bit is set, performs a status stage transaction
- 0 = Do not perform a status stage transaction

REGISTER 11-13: USBOTG: USB OTG CONTROL/STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	_	_	_	RXDPB		RXFIFOS	SZ<3:0>	
22.46	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	_	_	_	TXDPB		TXFIFOS	/10/2 25/17/9/1 24/16/8/0 V-0 R/W-0 R/W-0 XFIFOSZ<3:0> R/W-0 R/W-0 XFIFOSZ<3:0> R/W-0 R/W-0 0 R/W-0 R/W-0 R/W-0 - TXEDMA RXEDMA 0 R/W-0, HC R/W-0	
45.0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
15:8	_	_	_	_	_	_	TXEDMA	RXEDMA
7.0	R-1	R-0	R-0	R-0	R-0	R-0	R/W-0, HC	R/W-0
7:0	BDEV	FSDEV	LSDEV	VBUS	s<1:0>	HOSTMODE	HOSTREQ	SESSION

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-29 Unimplemented: Read as '0'

bit 28 RXDPB: RX Endpoint Double-packet Buffering Control bit

1 = Double-packet buffer is supported. This doubles the size set in RXFIFOSZ.

0 = Double-packet buffer is not supported

bit 27-24 RXFIFOSZ<3:0>: RX Endpoint FIFO Packet Size bits

The maximum packet size to allowed for (before any splitting within the FIFO of Bulk/High-Bandwidth packets prior to transmission)

1111 = Reserved

•

•

1010 = Reserved

1001 **= 4096** bytes

1000 = 2048 bytes

0111 = 1024 bytes

0110 **= 512** bytes

0101 **= 256 bytes**

0100 **= 128 bytes**

0011 **= 64 bytes**

0010 = 32 bytes

0001 = 16 bytes 0000 = 8 bytes

bit 23-21 Unimplemented: Read as '0'

bit 20 TXDPB: TX Endpoint Double-packet Buffering Control bit

1 = Double-packet buffer is supported. This doubles the size set in TXFIFOSZ.

0 = Double-packet buffer is not supported

TABLE 12-12: PORTK REGISTER MAP

ess		4								Bits									
Virtual Address (BF86_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0900	ANSELK	31:16	_	_	_	_	_		_		_	_	_	-		_	ı	_	0000
		15:0	_	_	_	_	_		_		_	_	_	_	_	ANSK2	ANSK1	_	0006
0910	TRISK	31:16	_	_	_	_	_	_	_	_									0000
		15:0									TRISK7	TRISK6	TRISK5	TRISK4	TRISK3	TRISK2	TRISK1	TRISK0	00E9
0920	PORTK	31:16	_		_							— —							0000
		15:0 31:16	_	_	_	_	_		_	_	RK7	RK6	RK5	RK4	RK3	RK2	RK1	RK0	XXXX
0930	LATK	15:0					_				LATK7	LATK6	LATK5	LATK4	LATK3	LATK2	LATK1	LATK0	0000
		31:16					_				LAIN	LAIRO	—	LATK4	LAIK3	LAIRZ	LAIKI	—	0000
0940	ODCK	15:0									ODCK7	ODCK6	ODCK5	ODCK4	ODCK3	ODCK2	ODCK1	ODCK0	0000
		31:16	_		_		_	_	_	_	—	—	—	_	—	—	—		0000
0950	CNPUK	15:0			_		_		_		CNPUK7	CNPUK6	CNPUK5	CNPUK4	CNPUK3	CNPUK2	CNPUK1	CNPUK0	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0960	CNPDK	15:0	_	_	_	_	_	_	_	_	CNPDK7	CNPDK6	CNPDK5	CNPDK4	CNPDK3	CNPDK2	CNPDK1	CNPDK0	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0970	CNCONK	15:0	ON	_	_	_	EDGE DETECT	-	_	-	_	_	_	1	_	_	_	_	0000
0000	ONITALIZ	31:16	_	_	_	_	_		_		_	_	_	-	_	_	_	_	0000
0980	CNENK	15:0	_	_	_	_	_	I	-	I	CNIEK7	CNIEK6	CNIEK5	CNIEK4	CNIEK3	CNIEK2	CNIEK1	CNIEK0	0000
		31:16	_		_		_	I	I	I	1	_	_	I	1	_	1	-	0000
0990	CNSTATK	15:0	1	1	-	1	-	1	1	1	CN STATK7	CN STATK6	CN STATK5	CN STATK4	CN STATK3	CN STATK2	CN STATK1	CN STATK0	0000
09A0	CNNEK	31:16	_	_	_	_	_	I	_	-	_	_	_			_		_	0000
USAU	CIVINER	15:0	_	_	_	_	_	I	1	I	CNNEK7	CNNEK6	CNNEK5	CNNEK4	CNNEK3	CNNEK2	CNNEK1	CNNEK0	0000
09B0	CNFK	31:16	_	-	-	-	_	1	_	-	1	_	_	ı	ı	_	ı	-	0000
3020		15:0	_	_	_	_	_		_	_	CNFK7	CNFK6	CNFK5	CNFK4	CNFK3	CNFK2	CNFK1	CNFK0	0000
09C0	SRCON0K	31:16	_		_		_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	_		_	_	_	_	_	_	SR1K7	SR1K6	SR1K5	SR1K4	SR1K3	SR1K2	SR1K1	SR1K0	0000
09D0	SRCON1K	31:16	_	_	_	_	_	_	_	_	_	_		_	_		_	_	0000
Leger		15:0					as '0'· Reset				SR0K7	SR0K6	SR0K5	SR0K4	SR0K3	SR0K2	SR0K1	SR0K0	0000

Legend: x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

TABLE 12-14: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP (CONTINUED)

SS											its								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1654	DDEED	31:16	_	_	_	_	_	_	_	_	_	_		_	_	_	_	_	0000
1654	RPF5R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPF5I	R<3:0>		0000
4000	DDEAD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1660	RPF8R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPF8I	R<3:0>		0000
1670	RPF12R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
1670	RPF IZR	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPG12	R<3:0>		0000
1680	RPG0R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1000	RPGUR	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPG1	₹<3:0>		0000
1604	DDC1D	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
1684	RPG1R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPG1I	₹<3:0>		0000
1600	DDC7D	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
169C	RPG7R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPG7	R<3:0>		0000
16A0	RPG8R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
IOAU	KEGOK	15:0	_	_	_	_	_	_	_	_		_	_	_		RPG8	₹<3:0>		0000
16 \ 1	DDCOD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
16A4	RPG9R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPG9	R<3:0>		0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

REGISTER 17-7: DMTPSINTV: POST STATUS CONFIGURE DMT INTERVAL STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
31:24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
31.24	PSINTV<31:24>											
22:40	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
23:16	PSINTV<23:16>											
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
15:8	PSINTV<15:8>											
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
7:0				PSINTV	<7:0>							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit

-n = Bit Value at POR: ('0', '1', x = unknown) P = Programmable bit r = Reserved bit

bit 31-8 **PSINTV<31:0>:** DMT Window Interval Configuration Status bits

This is always the value of the DMTINTV<2:0> bits in the DEVCFG1 Configuration register.

25.1 Control Registers

TABLE 25-1: PARALLEL MASTER PORT REGISTER MAP

	_L ZJ-1.		***************************************	L WAS			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1417 11											
ess		_		Bits															
Virtual Address (BF82_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
E000	PMCON	31:16	_	_	_	_	_	_	_	_	RDSTART	_	_	_	_	_	DUALBUF	_	0000
L000	1 WOON	15:0	ON	_	SIDL	ADRMU	JX<1:0>	PMPTTL	PTWREN	PTRDEN	CSF<	:1:0>	ALP	CS2P	CS1P	_	WRSP	RDSP	0000
F010	PMMODE	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2010		15:0	BUSY	IRQM	<1:0>	INCM	<1:0>	MODE16	MODE	<1:0>	WAITE	3<1:0>		WAITN	Λ<3:0>		WAITE	<1:0>	0000
		31:16		_	_	_	_	_	_	_	_		_	_	_	_	_	_	0000
E020	PMADDR	15:0	CS2	CS1							ADDR•	<13:0>							0000
			ADDR15	ADDR14							,,,,,,,								0000
E030	PMDOUT	31:16	_	_	_	_	_	_	_	_	_		_	_	_	_	_	_	0000
		15:0		DATAOUT<15:0> 0000															
E040	PMDIN	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0			I			1		DATAIN	V<15:0>		I	1	I	I			0000
E050	PMAEN	31:16	_										0000						
		15:0												0000					
E060	PMSTAT	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	IBF	IBOV	_	_	IB3F	IB2F	IB1F	IB0F	OBE	OBUF	_	_	OB3E	OB2E	OB1E	OB0E	008F
		31:16			_	_		_			_		_	_	_	_			0000
E070	PMWADDR	15∙0	WCS2	WCS1	_	_	_	_	_	_	_		_	_	_	_	_		0000
			WADDR15	WADDR14							WADDF	R<13:0>							0000
	-	31:16		_	_	_	_	_	_	_	_		_	_	_	_	_	_	0000
E080	PMRADDR	15:0	RCS2	RCS1	_	_	_	_	_	_	_		_	_	_	_	_	_	0000
		RADDR15 RADDR14 RADDR<13:0>									0000								
E090	PMRDIN	31:16	_	_	_	_	_	_	_			_	_	_	_	_	_	_	0000
		15:0						4			N<15:0>								0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

```
PMCON: PARALLEL PORT CONTROL REGISTER (CONTINUED)
REGISTER 25-1:
bit 8
          PTRDEN: Read/Write Strobe Port Enable bit
          1 = PMRD/PMWR port is enabled
          0 = PMRD/PMWR port is disabled
          CSF<1:0>: Chip Select Function bits(2)
bit 7-6
          11 = Reserved
          10 = PMCS1 and PMCS2 function as Chip Select
          01 = PMCS1 functions as address bit 14; PMCS2 functions as Chip Select
          00 = PMCS1 and PMCS2 function as address bits 14 and 15, respectively
          ALP: Address Latch Polarity bit(2)
bit 5
          1 = Active-high (PMALL and PMALH)
          0 = Active-low (\overline{PMALL} \text{ and } \overline{PMALH})
          CS2P: Chip Select 0 Polarity bit(2)
bit 4
          1 = Active-high (PMCS2)
          0 = Active-low (PMCS2)
          CS1P: Chip Select 0 Polarity bit(2)
bit 3
          1 = Active-high (PMCS1)
          0 = Active-low (\overline{PMCS1})
bit 2
          Unimplemented: Read as '0'
          WRSP: Write Strobe Polarity bit
bit 1
          For Slave Modes and Master mode 2 (MODE<1:0> = 00,01,10):
          1 = Write strobe active-high (PMWR)
          0 = Write strobe active-low (PMWR)
          For Master mode 1 (MODE<1:0> = 11):
          1 = Enable strobe active-high (PMENB)
          0 = Enable strobe active-low (PMENB)
bit 0
          RDSP: Read Strobe Polarity bit
          For Slave modes and Master mode 2 (MODE<1:0> = 00,01,10):
          1 = Read Strobe active-high (PMRD)
          0 = Read Strobe active-low (\overline{PMRD})
          For Master mode 1 (MODE<1:0> = 11):
          1 = Read/write strobe active-high (PMRD/PMWR)
          0 = Read/write strobe active-low (PMRD/PMWR)
```

- **Note 1:** When using 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON control bit.
 - 2: These bits have no effect when their corresponding pins are used as address lines.

REGISTER 26-4: EBIFTRPD: EXTERNAL BUS INTERFACE FLASH TIMING REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24	-	-	_	-	_	1	_	-			
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23:16	_	_	_	_	_	_	_	_			
45.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8	_	_	_	_	TRPD<11:8>						
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0				TRPD	<7:0>						

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-12 **Unimplemented:** Read as '0' bit 11-0 **TRPD<11:0>:** Flash Timing bits

These bits define the number of clock cycles to hold the external Flash memory in reset.

_
50
page
0

ess (Bir	ts								
Virtual Address (BF8E_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	
80E8	DDR	31:16	_	_	_	_	_	_		_	ı	_	_	_		WAIT	<8:5>	I	0
OLO	CMD210	15:0			WAIT<4:0>			BNK	ADDRCMD.	<2:0>				MDADDRH	ICMD<7:0>				0
DEC	DDR	31:16	_	_	_	_	_	_	_	_	_	_	_	_		WAIT	<8:5>		(
	CMD211	15:0		1	WAIT<4:0>			BNK	ADDRCMD-	<2:0>		1	ı	MDADDRH	ICMD<7:0>				(
OF0	DDR	31:16		_		_	_			_	_	_	_			WAIT	<8:5>		
	CMD212	15:0		1	WAIT<4:0>	1		BNK	ADDRCMD-	<2:0>		1	ı	MDADDRF	ICMD<7:0>				·
0F4	DDR CMD213	31:16	_	_		_	_	-	_		-	_	_	-	10145 7.0	WAIT	<8:5>		_ [
		15:0			WAIT<4:0>			BNK	ADDRCMD-	<2:0>				MDADDRF	ICMD<7:0>	14/4/			_
0F8	DDR CMD214	31:16	_	_	—	_			— ADDDOMD	-	_	_	_		IOMP -7-0	WAIT	<8:5>		_
		15:0			WAIT<4:0>			BNK	ADDRCMD-	<2:0>			_	MDADDRH	1CMD<7:0>	WAIT	40.Es		_
0FC	DDR CMD215	31:16	_	_	WAIT<4:0>	_		— DNIZ	ADDRCMD	-	_	_	_	MDADDD!	CMD<7:0>	WAII	<8:5>		_
	CIVID2 13	15:0			SCL SCL	SCL		BINK	ADDRUMD.	<2:0>				MUADURF	ICIVID<7:0>				4
100	DDR SCLSTART	31:16		_	PHCAL	START		SCLEN	_	_	_	_	_	_	_	_	-	-	
		15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	SCL UBPASS	SCL LBPASS	_
10C	DDR 31:16 — — — —		_							4									
	SCLLAT	15:0		_	_	_		_		_		DDRCLK	DLY<3:0>	1		CAPCLK	DLY<3:0>	1	_
118	DDR	31:16		_	_	_		_		ODTCSW	_	_		_	_	_		_	
	SCLCFG0	15:0		_	_	_		_		_		RCASL	AT<3:0>	1	_	_	DDR2	BURST8	_
440	DDR	31:16		_	_	_	_	_	_	_		_	_	_	_	_	_	_	
11C	SCLCFG1	15:0	_	_	_	DBL REFDLY		WCASL	AT<3:0>		_	_	_	_	_	_	_	SCLSEN	
	DDR	31:16	_	PREAMB		RCVREN	_	_	_	_		DRVSTR	PFET<3:0>				IFET<3:0>		
9120	PHYPADCON	15:0	_	HALF RATE	WR CMDDLY	_	_	_	NOEXT DLL	EOEN CLKCYC	ODTPU	CAL<1:0>	ODTPDO	CAL<1:0>	ADDC DRVSEL	DAT DRVSEL	ODTEN	ODTSEL	-
124	DDR PHYDLLR	31:16		DLYST\	/AL<3:0>		_	DIS RECALIB					RECALIBO	CNT<17:8>					
	TITIBLEIX	15:0				RECALIBO	CNT<7:0>				1	_	_	_	_	_	_	_	
128	DDR	31:16	_	_	_	_		_	_	_	_	_	_	_	_	_	_	_	
	PHYDLLCTRL	15:0	_	_	_	_	_	_	_	_				DDRDLLT	RIM<7:0>				
9140	DDR	31:16	_	_	_	_		_	_	_	_	_	_	_	_	_	_	_	
	PHYCLKDLY	15:0	_	_	_	_	_	_	_	_	_	_	SCL UBPASS	SCL LBPASS	_	CLK	DLYDELTA<	:2:0>	
15C	DDR ADLLBYP	31:16	_	_	_	-	_	_	_	ANL DLLBYP	_	_	_	_	_	_	_	_	
	ADLLDIP	15:0	_	_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	
160	DDR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	T
916C	SCLCFG2	15:0	_	_	_	_	_	_	_	<u> </u>	_	_	_	_	_	_	SCLLAN	SEL<1:0>	
9188	DDR	31:16		SCLBANK	ADR<3:0>							SCLCOLA	DR<12:0>						
	PHYSCLADR	15:0								SCLROWA	DR<15:0>								T

REGISTER 38-33: DDRSCLCFG2: DDR SCL CONFIGURATION REGISTER 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_		_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_		_	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
13.6	_	_	_	_		_	_	_
7:0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
7.0	_	_	_	_	_	_	SCLLANS	SEL<1:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-2 Unimplemented: Read as '0'

bit 1-0 SCLLANSEL<1:0>: Memory Lane Select bits

These bits can be used to run the SCL on a limited number of lanes rather than all lanes by default. Lanes with the corresponding bit set are not checked by SCL.

11 = Reserved; do not use

10 = Use the upper byte lane

01 = Use the lower byte lane

00 = Use both lanes

REGISTER 41-9: CFGCON: CONFIGURATION CONTROL REGISTER (CONTINUED)

- bit 7 IOANCPEN: I/O Analog Charge Pump Enable bit
 - 1 = Charge pumps are enabled
 - 0 = Charge pumps are disabled
 - **Note 1:** For proper analog operation at VDD is less than 2.5V, the AICPMPEN bit (ADCCON1<12>) must be = 1 and the IOANCPEN bit must be set to '1'; however, the charge pumps will consume additional current. These bits should not be set if VDD is greater than 2.5V.
 - 2: ADC throughput rate performance is reduced as defined in the table below if ADCCON1<AICP-MPEN> = 1 and CFGCON<IOANCPEN> = 1.

- bit 6 Unimplemented: Read as '0'
- bit 5-4 **ECCCON<1:0>:** Flash ECC Configuration bits
 - 11 = ECC and dynamic ECC are disabled (ECCCON<1:0> bits are writable)
 - 10 = ECC and dynamic ECC are disabled (ECCCON<1:0> bits are locked)
 - 01 = Dynamic Flash ECC is enabled (ECCCON<1:0> bits are locked)
 - 00 = Flash ECC is enabled (ECCCON<1:0> bits are locked; disables word Flash writes)
- bit 3 **JTAGEN:** JTAG Port Enable bit⁽²⁾
 - 1 = Enable the JTAG port
 - 0 = Disable the JTAG port
- bit 2 TROEN: Trace Output Enable bit
 - 1 = Enable trace outputs and start trace clock (trace probe must be present)
 - 0 = Disable trace outputs and stop trace clock
- bit 1 **Unimplemented:** Read as '0'
- bit 0 TDOEN: TDO Enable for 2-Wire JTAG
 - 1 = 2-wire JTAG protocol uses TDO
 - 0 = 2-wire JTAG protocol does not use TDO
- Note 1: To change this bit, the unlock sequence must be performed. Refer to **Section 42. "Oscillators with Enhanced PLL"** (DS60001250) in the *"PIC32 Family Reference Manual"* for details.
 - 2: The JTAGEN bit is only available at run-time when the JTAGEN (DEVCFG0<2>) fuse bit is set at start-up.

TABLE 44-56: DDR2 SDRAM CONTROLLER TIMING SPECIFICATIONS

AC CHA	ARACTER	ISTICS	Standard Operating Conditions: $V_{DDIO} = 2.2V$ to 3.6V, $V_{DDCORE} = 1.7V$ to 1.9V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Param. No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions			
DDR10	tCK	Clock Frequency	_	5	_	ns	_			
DDR11	tDUTY	Duty Cycle	48	50	52	%	_			
DDR12	tRCD	Active to Read/Write Command Delay Time	20	_	_	ns	_			
DDR13	tRP	Precharge to Active Command Period	20	_	_	ns	_			
DDR14	tRC	Active to Ref/Active Command Period	110	_	120	ns	_			
DDR15	tRAS	Active to Precharge Command Period	40	70000	_	ns	Note 1			
DDR16	tRFC	Auto Refresh to Active/Auto Refresh Command Period	130	_	_	ns	Note 2			
DDR17	tREFI	Average Periodic Refresh Interval	_	_	7.8	μs	Note 2			
DDR18	tCKE	DDRCKE Minimum High and Low Pulse Width	6	_	_	ntCK	_			
DDR19	tRRD	Active to active command period for 1 KB page size	10	_	_	ns	Note 3			
DDR20	tFAW	Four Activate Window for 1 KB Page Size	35	_	_	ns	_			
DDR21	tWR	Write Recovery Time	25	_	_	ns	_			
DDR22	tWTR	Internal Write to Read Command Delay	10	_	_	ns	Note 4			
DDR23	tRTP	Internal Read To Precharge Command Delay	10	_	_	ns	Note 1			
DDR24	tXSRD	Exit Self Refresh to a Read Command	200	_	_	ntCK	_			
DDR25	tXP	Exit Precharge Power Down to Any Command	6	_	_	ntCK	_			
DDR26	tMRD	Mode Register Set Command Cycle Time	4	_	_	ntCK	_			
DDR27	RL	Read Latency	CL	_	_	ntCK	_			
DDR28	CL	CAS Latency	3		4	ntCK	_			
DDR29	WL	Write Latency	RL – 1	_		ntCK				
DDR30	BL	Burst Length	8	_	_	ntCK	_			

Note 1: This is a minimum requirement. Minimum read to precharge timing is AL + BL / 2 provided that the tRTP and tRAS(min) have been satisfied.

^{2:} If refresh timing is violated, data corruption may occur and the data must be rewritten with valid data before a valid READ can be executed.

^{3:} A minimum of two clocks (2 * ntCK) is required regardless of operating frequency.

^{4:} tWTR is at least two clocks (2 * ntCK) independent of operation frequency.

FIGURE 44-30: EJTAG TIMING CHARACTERISTICS




TABLE 44-59: EJTAG TIMING REQUIREMENTS

TABLE 44-39. ESTAG TIMING REQUIREMENTS										
AC CHA	RACTERISTI	cs	Standard Operating Conditions: $V_{DDIO} = 2.2V$ to 3.6V, $V_{DDCORE} = 1.7V$ to 1.9V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Param. No.	Symbol	Description ⁽¹⁾	Min.	Max.	Units	Conditions				
EJ1	Ттсксус	TCK Cycle Time	25	_	ns	_				
EJ2	TTCKHIGH	TCK High Time	10	_	ns	_				
EJ3	TTCKLOW	TCK Low Time	10	_	ns	_				
EJ4	TTSETUP	TAP Signals Setup Time Before Rising TCK	5	_	ns	_				
EJ5	TTHOLD	TAP Signals Hold Time After Rising TCK	3	_	ns	_				
EJ6	TTDOOUT	TDO Output Delay Time from Falling TCK	_	5	ns	_				
EJ7	TTDOZSTATE	TDO 3-State Delay Time from Falling TCK	_	5	ns	_				
EJ8	TTRSTLOW	TRST Low Time	25		ns	—				
EJ9	TRF	TAP Signals Rise/Fall Time, All Input and Output	_	_	ns	_				

Note 1: These parameters are characterized, but not tested in manufacturing.