

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, IrDA, LINbus, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, HLVD, I ² S, POR, PWM, WDT
Number of I/O	120
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 45x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP Exposed Pad
Supplier Device Package	176-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2025dag176t-i-2j

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

REGISTER 4-9: SBTxECLRS: SYSTEM BUS TARGET 'x' SINGLE ERROR CLEAR REGISTER ('x' = 0-13)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	_		_	—		_		—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	—	_	_	_	—
7:0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0
		_		—	_			CLEAR

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared

bit 31-1 Unimplemented: Read as '0'

bit 0 CLEAR: Clear Single Error on Read bit A single error as reported via SBTxELOG1 and SBTxELOG2 is cleared by a read of this register.

Note: Refer to Table 4-8 for the list of available targets and their descriptions.

REGISTER 4-10: SBTxECLRM: SYSTEM BUS TARGET 'x' MULTIPLE ERROR CLEAR REGISTER ('x' = 0-13)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	_	—	—	—	—	—	—	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	—	—	—	—	—	—
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0
7.0	—	—	—	—	—	—	—	CLEAR

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared

bit 31-1 Unimplemented: Read as '0'

bit 0 **CLEAR:** Clear Multiple Errors on Read bit Multiple errors as reported via SBTxELOG1 and SBTxELOG2 is cleared by a read of this register.

Note: Refer to Table 4-8 for the list of available targets and their descriptions.

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER

- bit 10-8 NOSC<2:0>: New Oscillator Selection bits 111 = System PLL (SPLL) 110 = Reserved 101 = Internal Low-Power RC (LPRC) Oscillator 100 = Secondary Oscillator (Sosc) 011 = Reserved 010 = Primary Oscillator (Posc) (HS or EC) 001 = System PLL (SPLL) 000 = Internal Fast RC (FRC) Oscillator divided by FRCDIV<2:0> bits (FRCDIV) On Reset, these bits are set to the value of the FNOSC<2:0> Configuration bits (DEVCFG1<2:0>). bit 7 **CLKLOCK:** Clock Selection Lock Enable bit 1 = Clock and PLL selections are locked 0 = Clock and PLL selections are not locked and may be modified bit 6-5 Unimplemented: Read as '0'
- SLPEN: Sleep Mode Enable bit bit 4
 - 1 = Device will enter Sleep mode when a WAIT instruction is executed
 - 0 = Device will enter Idle mode when a WAIT instruction is executed
- bit 3 CF: Clock Fail Detect bit
 - 1 = FSCM has detected a clock failure
 - 0 = No clock failure has been detected
- bit 2 Unimplemented: Read as '0'
- bit 1 SOSCEN: Secondary Oscillator (Sosc) Enable bit
 - 1 = Enable Secondary Oscillator
 - 0 = Disable Secondary Oscillator
- **OSWEN:** Oscillator Switch Enable bit⁽¹⁾ bit 0
 - 1 = Initiate an oscillator switch to selection specified by NOSC<2:0> bits
 - 0 = Oscillator switch is complete
- Note 1: The reset value for this bit depends on the setting of the IESO bit (DEVCFG1<7>). When IESO = 1, the reset value is '1'. When IESO = 0, the reset value is '0'.

Writes to this register require an unlock sequence. Refer to Section 42. "Oscillators with Enhanced PLL" Note: (DS60001250) in the "PIC32 Family Reference Manual" for details.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31:24		CHPIGN<7:0>								
22.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	—	—	—	-	—	-	—	—		
45.0	R/W-0	U-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0		
15:8	CHBUSY	—	CHIPGNEN	_	CHPATLEN	_	_	CHCHNS ⁽¹⁾		
7:0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R-0	R/W-0	R/W-0		
	CHEN ⁽²⁾	CHAED	CHCHN	CHAEN	_	CHEDET	CHPF	RI<1:0>		

REGISTER 10-7: DCHxCON: DMA CHANNEL x CONTROL REGISTER

Legend:

R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-24 CHPIGN<7:0>: Channel Register Data bits

Pattern Terminate mode:

Any byte matching these bits during a pattern match may be ignored during the pattern match determination when the CHPIGNEN bit is set. If a byte is read that is identical to this data byte, the pattern match logic will treat it as a "don't care" when the pattern matching logic is enabled and the CHPIGEN bit is set.

bit 23-16 Unimplemented: Read as '0'

- bit 15 CHBUSY: Channel Busy bit
 - 1 = Channel is active or has been enabled
 - 0 = Channel is inactive or has been disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 **CHPIGNEN:** Enable Pattern Ignore Byte bit
 - 1 = Treat any byte that matches the CHPIGN<7:0> bits as a "don't care" when pattern matching is enabled
 0 = Disable this feature
- bit 12 Unimplemented: Read as '0'
- bit 11 CHPATLEN: Pattern Length bit
 - 1 = 2 byte length
 - 0 = 1 byte length
- bit 10-9 Unimplemented: Read as '0'

bit 8 **CHCHNS:** Chain Channel Selection bit⁽¹⁾

- 1 = Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)
- 0 = Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)

CHEN: Channel Enable bit⁽²⁾

1 = Channel is enabled

bit 7

- 0 = Channel is disabled
- bit 6 CHAED: Channel Allow Events If Disabled bit
 - 1 = Channel start/abort events will be registered, even if the channel is disabled
 - 0 = Channel start/abort events will be ignored if the channel is disabled
- bit 5 CHCHN: Channel Chain Enable bit
 - 1 = Allow channel to be chained
 - 0 = Do not allow channel to be chained
- Note 1: The chain selection bit takes effect when chaining is enabled (i.e., CHCHN = 1).
 - 2: When the channel is suspended by clearing this bit, the user application should poll the CHBUSY bit (if available on the device variant) to see when the channel is suspended, as it may take some clock cycles to complete a current transaction before the channel is suspended.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	_	_	_
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	—	—	—	—	—	—
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF

REGISTER 10-9: DCHxINT: DMA CHANNEL x INTERRUPT CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

bit 23	CHSDIE: Channel Source Done Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled
bit 22	CHSHIE: Channel Source Half Empty Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled
bit 21	CHDDIE: Channel Destination Done Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled
bit 20	CHDHIE: Channel Destination Half Full Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled
bit 19	CHBCIE: Channel Block Transfer Complete Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled
bit 18	CHCCIE: Channel Cell Transfer Complete Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled
bit 17	CHTAIE: Channel Transfer Abort Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled
bit 16	CHERIE: Channel Address Error Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled
bit 15-8	Unimplemented: Read as '0'
bit 7	CHSDIF: Channel Source Done Interrupt Flag bit 1 = Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ) 0 = No interrupt is pending
bit 6	CHSHIF: Channel Source Half Empty Interrupt Flag bit 1 = Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2) 0 = No interrupt is pending

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	_	_	—	_	—	
00.10	R-0, HS	R-0, HS	R-0, HS					
23:10	EP7TXIF	EP6TXIF	EP5TXIF	EP4TXIF	EP3TXIF	EP2TXIF	EP1TXIF	EP0IF
	R/W-0	R/W-0	R/W-1	R-0, HS	R-0	R/W-0	R-0, HC	R/W-0
15:8	ISOUPD	SOFTCONN		N HSMODE	DESET	RESET RESUME	SUSPMODE	SUSPEN
	—	—	HIJEN		REGET			
7:0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
					FUNC<6:0>			
	_	_	_	_		_	_	_

REGISTER 11-1: USBCSR0: USB CONTROL STATUS REGISTER 0

Legend:	HS = Hardware Set	HC = Hardware Cleared		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-24 Unimplemented: Read as '0'

bit 23-17 EP7TXIF:EP1TXIF: Endpoint 'n' TX Interrupt Flag bit

- 1 = Endpoint has a transmit interrupt to be serviced
- 0 = No interrupt event
- bit 16 **EP0IF:** Endpoint 0 Interrupt bit
 - 1 = Endpoint 0 has an interrupt to be serviced
 - 0 = No interrupt event

All EPxTX and EP0 bits are cleared when the byte is read. Therefore, these bits must be read independently from the remaining bits in this register to avoid accidental clearing.

bit 15 **ISOUPD:** ISO Update bit (*Device mode only; unimplemented in Host mode*)

- 1 = USB module will wait for a SOF token from the time TXPKTRDY is set before sending the packet
- 0 = No change in behavior

This bit only affects endpoints performing isochronous transfers when in *Device mode*. This bit is unimplemented in *Host mode*.

bit 14 SOFTCONN: Soft Connect/Disconnect Feature Selection bit

- 1 = The USB D+/D- lines are enabled and active
- 0 = The USB D+/D- lines are disabled and are tri-stated

This bit is only available in *Device mode*.

- bit 13 HSEN: Hi-Speed Enable bit
 - 1 = The USB module will negotiate for Hi-Speed mode when the device is reset by the hub
 - 0 = Module only operates in Full-Speed mode
- bit 12 HSMODE: Hi-Speed Mode Status bit
 - 1 = Hi-Speed mode successfully negotiated during USB reset
 - 0 = Module is not in Hi-Speed mode

In *Device mode*, this bit becomes valid when a USB reset completes. In *Host mode*, it becomes valid when the RESET bit is cleared.

bit 11 RESET: Module Reset Status bit

- 1 = Reset signaling is present on the bus
- 0 = Normal module operation

In Device mode, this bit is read-only. In Host mode, this bit is read/write.

REGISTER 11-9: USBIENCSR1: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 1 (ENDPOINT 1-7) (CONTINUED)

- bit 26 **DATATWEN:** Data Toggle Write Enable Control bit (*Host mode*)
 - 1 = DATATGGL can be written
 - 0 = DATATGGL is not writable
- bit 25 **DATATGGL:** Data Toggle bit (*Host mode*)

When read, this bit indicates the current state of the endpoint data toggle.

If DATATWEN = 1, this bit may be written with the required setting of the data toggle.

If DATATWEN = 0, any value written to this bit is ignored.

- bit 24 INCOMPRX: Incomplete Packet Status bit
 - 1 = The packet in the RX FIFO during a high-bandwidth Isochronous/Interrupt transfer is incomplete because parts of the data were not received
 - 0 = Written by then software to clear this bit
 - In anything other than Isochronous transfer, this bit will always return 0.

bit 23 CLRDT: Clear Data Toggle Control bit

- 1 = Reset the endpoint data toggle to 0
- 0 = Leave endpoint data toggle alone
- bit 22 SENTSTALL: STALL Handshake Status bit (Device mode)
 - 1 = STALL handshake is transmitted
 - 0 = Written by the software to clear this bit

RXSTALL: STALL Handshake Receive Status bit (Host mode)

- 1 = A STALL handshake has been received. An interrupt is generated.
- 0 = Written by the software to clear this bit
- bit 21 SENDSTALL: STALL Handshake Control bit (Device mode)
 - 1 = Issue a STALL handshake
 - 0 = Terminate stall condition

REQPKT: IN Transaction Request Control bit (Host mode)

- 1 = Request an IN transaction.
- 0 = No request

This bit is cleared when RXPKTRDY is set.

- bit 20 FLUSH: Flush FIFO Control bit
 - 1 = Flush the next packet to be read from the endpoint RX FIFO. The FIFO pointer is reset and the RXPKTRDY bit is cleared. This should only be used when RXPKTRDY is set. If the FIFO is doublebuffered, FLUSH may need to be set twice to completely clear the FIFO.
 - 0 = Normal FIFO operation

This bit is automatically cleared.

- bit 19 **DATAERR:** Data Packet Error Status bit (*Device mode*)
 - 1 = The data packet has a CRC or bit-stuff error.
 - 0 = No data error

This bit is cleared when RXPKTRDY is cleared. This bit is only valid when the endpoint is operating in ISO mode. In Bulk mode, it always returns zero.

DERRNAKT: Data Error/NAK Time-out Status bit (Host mode)

- 1 = The data packet has a CRC or bit-stuff error. In Bulk mode, the RX endpoint is halted following the receipt of NAK responses for longer than the time set as the NAK limit.
- 0 = No data or NAK time-out error

TABLE 12-8: PORTF REGISTER MAP

ess										Bit	s								
Virtual Addr (BF86_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0500	ANSELE	31:16	_	l			—	_	l				—				-		0000
	/	15:0	_		ANSF13	ANSF12	_	—	_	_	_	_	—	—	—	_	_	—	3000
0510	TRISF	31:16	-		—	—	_	_	_	—	_	_	_	—	_	—	_	_	0000
00.0		15:0	_		TRISF13	TRISF12	_	—	_	TRISF8	_	_	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	313F
0520	PORTE	31:16	-		—	—	—	—	_	—	—	—	_	—	—	_	_	—	0000
		15:0	—		RF13	RF12	_	_		RF8	_	_	RF5	RF4	RF3	RF2	RF1	RF0	XXXX
0530	LATF	31:16	—		—	—	—	—	_	—	—	—	—	—	—	—	—	—	0000
		15:0	—		LATF13	LATF12	—	—	_	LATF8	—	—	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	XXXX
0540	ODCF	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	_	_	ODCF13	ODCF12	—	_	_	ODCF8	_	—	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	0000
0550	CNPUF	31:16	_	_	—	—	_	_	_	—	_	—	—	—	—	—	—	—	0000
		15:0	-		CNPUF13	CNPUF12	_	—	_	CNPUF8	_	_	CNPUF5	CNPUF4	CNPUF3	CNPUF2	CNPUF1	CNPUF0	0000
0560	CNPDF	31:16	-		-	-	_	_		-	_	—	-	-	-	-	-	-	0000
		15:0	_		CNPDF13	CNPDF12				CNPDF8		_	CNPDF5	CNPDF4	CNPDF3	CNPDF2	CNPDF1	CNPDF0	0000
0570	CNCONE	31:16					-	_		—	_								0000
0570	CINCOINF	15:0	ON	-	—	—	DETECT	_	-	—	—	—	—	_	—	_	_	—	0000
0580	CNENE	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	_	—	0000
0000	ONLIN	15:0	—	_	CNIEF13	CNIEF12	—	—	_	CNIEF8	—	—	CNIEF5	CNIEF4	CNIEF3	CNIEF2	CNIEF1	CNIEF0	0000
		31:16	—	_	—	—	—	—	_	—	—	—	—	_	—	—	—	—	0000
0590	CNSTATF	15:0	—	—	CN STATF13	CN STATF12	-	_	—	CN STATF8	_	—	CN STATF5	CN STATF4	CN STATF3	CN STATF2	CN STATF1	CN STATF0	0000
0540		31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
05A0	CNNEF	15:0	_		CNNEF13	CNNEF12	_	_		CNNEF8	_	_	CNNEF5	CNNEF4	CNNEF3	CNNEF2	CNNEF1	CNNEF0	0000
0500		31:16	Ι	_	_	_	-	-	_	—	_	_	_	—	_	_	_	_	0000
0280	CINFF	15:0	—	_	CNFF13	CNFF12	_	—	_	CNFF8	_	—	CNFF5	CNFF4	CNFF3	CNFF2	CNFF1	CNFF0	0000
05.00	SBCONOL	31:16	—	_	—	_	_	—	_	—	_	_	—	_	_	_	—	_	0000
0500	SRUUNUF	15:0	—	_	SR1F13	SR1F12	_	—	_	SR1F8	_	—	SR1F5	SR1F4	SR1F3	SR1F2	SR1F1	SR1F0	0000
0500		31:16	—	_	_	_	_	—	_	_	_	_	—	_	_	_	_	_	0000
0500	SROONTF	15:0	_	_	SR0F13	SR0F12	_	_	_	SR0F8		_	SR0F5	SR0F4	SR0F3	SR0F2	SR0F1	SR0F0	0000

 Legend:
 x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

 Note
 1:
 All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for

 more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	—	—	—	—	—		—	—
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15:8	ON	—	SIDL	—	—	-	—	—
7:0	U-0	U-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0		-	OC32	OCFLT ⁽¹⁾	OCTSEL ⁽²⁾		OCM<2:0>	

REGISTER 16-1: OCxCON: OUTPUT COMPARE 'x' CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Output Compare Peripheral On bit
 - 1 = Output Compare peripheral is enabled
 - 0 = Output Compare peripheral is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 **SIDL:** Stop in Idle Mode bit
 - 1 = Discontinue operation when CPU enters Idle mode
 - 0 = Continue operation in Idle mode
- bit 12-6 Unimplemented: Read as '0'
- bit 5 **OC32:** 32-bit Compare Mode bit
 - 1 = OCxR<31:0> and/or OCxRS<31:0> are used for comparisions to the 32-bit timer source
 - 0 = OCxR<15:0> and OCxRS<15:0> are used for comparisons to the 16-bit timer source
- bit 4 OCFLT: PWM Fault Condition Status bit⁽¹⁾
 - 1 = PWM Fault condition has occurred (cleared in HW only)
 - 0 = No PWM Fault condition has occurred
- bit 3 OCTSEL: Output Compare Timer Select bit⁽²⁾
 - 1 = Timery is the clock source for this Output Compare module
 - 0 = Timerx is the clock source for this Output Compare module
- bit 2-0 OCM<2:0>: Output Compare Mode Select bits
 - 111 = PWM mode on OCx; Fault pin enabled
 - 110 = PWM mode on OCx; Fault pin disabled
 - 101 = Initialize OCx pin low; generate continuous output pulses on OCx pin
 - 100 = Initialize OCx pin low; generate single output pulse on OCx pin
 - 011 = Compare event toggles OCx pin
 - 010 = Initialize OCx pin high; compare event forces OCx pin low
 - 001 = Initialize OCx pin low; compare event forces OCx pin high
 - 000 = Output compare peripheral is disabled but continues to draw current
- **Note 1:** This bit is only used when OCM<2:0> = '111'. It is read as '0' in all other modes.
 - **2:** Refer to Table 16-1 for Timerx and Timery selections.

20.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note: This data sheet summarizes the features of the PIC32MZ Graphics (DA) Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 29. "Real-Time Clock and Calendar (RTCC)" (DS60001125), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The RTCC module is intended for applications in which accurate time must be maintained for extended periods of time with minimal or no CPU intervention. Lowpower optimization provides extended battery lifetime while keeping track of time.

The RTCC module can operate in VBAT mode when there is a power loss on the VDDIO pin. The RTCC will continue to operate if the VBAT pin is powered on (it is usually connected to the battery). Key features of the RTCC module include:

- · Time: hours, minutes and seconds
- 24-hour format (military time)
- · Visibility of one-half second period
- Provides calendar: Weekday, date, month and year
- Alarm intervals are configurable for half of a second, one second, 10 seconds, one minute, 10 minutes, one hour, one day, one week, one month, and one year
- · Alarm repeat with decrementing counter
- · Alarm with indefinite repeat: Chime
- Year range: 2000 to 2099
- Leap year correction
- · BCD format for smaller firmware overhead
- Optimized for long-term battery operation
- · Fractional second synchronization
- User calibration of the clock crystal frequency with auto-adjust
- Calibration range: ±0.66 seconds error per month
- Calibrates up to 260 ppm of crystal error
- · Uses external crystal or internal oscillator
- Alarm pulse, seconds clock, or internal clock output on RTCC pin

Note: RTCC pin function is not available during VBAT operation.



© 2015-2018 Microchip Technology Inc.

'0' = Bit is cleared

x = Bit is unknown

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
31:24		HR10	<3:0>		HR01<3:0>				
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
23:10		MIN10	<3:0>		MIN01<3:0>				
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
15:8		SEC10	<3:0>		SEC01<3:0>				
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
7:0	_	—	—	—	_	_	_	—	
Legend:									
R = Read	R = Readable bit			e bit	U = Unimplemented bit, read as '0'				

REGISTER 20-5: ALRMTIME: ALARM TIME VALUE REGISTER

bit 31-28 HR10<3:0>: Binary Coded Decimal value of hours bits, 10 digits; contains a value from 0 to 2
bit 27-24 HR01<3:0>: Binary Coded Decimal value of hours bits, 1 digit; contains a value from 0 to 9
bit 23-20 MIN10<3:0>: Binary Coded Decimal value of minutes bits, 10 digits; contains a value from 0 to 5
bit 19-16 MIN01<3:0>: Binary Coded Decimal value of minutes bits, 1 digit; contains a value from 0 to 9
bit 15-12 SEC10<3:0>: Binary Coded Decimal value of seconds bits, 10 digits; contains a value from 0 to 5
bit 11-8 SEC01<3:0>: Binary Coded Decimal value of seconds bits, 1 digit; contains a value from 0 to 9
bit 7-0 Unimplemented: Read as '0'

'1' = Bit is set

-n = Value at POR

TABLE 29-2: ADC REGISTER MAP (CONTINUED)

		e								Bit	s								s
Virtual Address	Register Name	Bit Rang	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
B0AC	ADCCMPCON4	31:16	_	—	—	-		—	—	—	_	-	—	—	—	—	—	_	0000
		15:0	—	_	_			AINID<4:0>			ENDCMP	DCMPGIEN	DCMPED	IEBTWN	IEHIHI	IEHILO	IELOHI	IELOLO	0000
B0B0	ADCCMPCON5	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—			AINID<4:0>			ENDCMP	DCMPGIEN	DCMPED	IEBTWN	IEHIHI	IEHILO	IELOHI	IELOLO	0000
B0B4	ADCCMPCON6	31:16	—	-	-	—	—	-	-	-	-	-	—	-	—	—	—	—	0000
		15:0	—	—	-			AINID<4:0>	1	1	ENDCMP	DCMPGIEN	DCMPED	IEBTWN	IEHIHI	IEHILO	IELOHI	IELOLO	0000
B0B8	ADCFSTAT	31:16	FEN			ADC4EN	ADC3EN	ADC2EN	ADC1EN	ADC0EN	FIEN	FRDY	FWROVERR	_	_	_	_	—	0000
		15:0				FCN	「<7:0>				FSIGN	-	—	—	—		ADCID<2:0>		0000
B0BC	ADCFIFO	31:16								DATA<	81:16>								0000
		15:0								DATA<	15:0>								0000
B0C0	ADCBASE	31:16		_	_	_	_	—	—	-	—	—	—	—		—	_	—	0000
DODO		15:0								ADCBAS	E<15:0>								0000
BODO	ADCIRGSNS	31:16	_	_	_	_		-	-	-		-		-	-	-	-	-	0000
		15:0	_	_	_	_		LVL10	LVL9		LVL7	LVL6	LVL5	LVL4		LVLZ	LVL1	LVLU	0000
B0D4	ADCOTIME	31.10					ADCEI3<2.0/	, 	SELRE	.5<1.0>	_		SAMC-	A					0300
BUD8		31.16				_								0000					
DODO	ADOTTIME	15.0										0.000							
B0DC	ADC2TIME	31.16	_				ADCEIS<2.0	\ >	SEL RE	SAINIC 49.02					0300				
DODO		15:0	_				-	_	OLENL	.0 •1.0			SAMC<	9:0>	0.0				0000
B0E0	ADC3TIME	31:16	_	_	_		ADCEIS<2:0>	>	SELRE	S<1:0>	_			A	DCDIV<6:0>				0300
		15:0	_	_	_	_	_	_					SAMC<	9:0>					0000
B0E4	ADC4TIME	31:16	_	_	_		ADCEIS<2:0>	>	SELRE	S<1:0>	_			A	DCDIV<6:0>				0300
		15:0	_	_	_	_	_	_					SAMC<	9:0>					0000
B0F0	ADCEIEN1	31:16	EIEN31	EIEN30	EIEN29	EIEN28	EIEN27	EIEN26	EIEN25	EIEN24	EIEN23	EIEN22	EIEN21	EIEN20	EIEN19	EIEN18	EIEN17	EIEN16	0000
		15:0	EIEN15	EIEN14	EIEN13	EIEN12	EIEN11	EIEN10	EIEN9	EIEN8	EIEN7	EIEN6	EIEN5	EIEN4	EIEN3	EIEN2	EIEN1	EIEN0	0000
B0F4	ADCEIEN2	31:16	_	—	—	_	-	_	_	_	-	-	—	_	—	—	—	_	0000
		15:0	_	_	_	-	EIEN43	EIEN42	EIEN41	EIEN40	EIEN39	EIEN38	EIEN37	EIEN36	EIEN35	EIEN34	EIEN33	EIEN32	0000
B0F8	ADCEISTAT1	31:16	EIRDY31	EIRDY30	EIRDY29	EIRDY28	EIRDY27	EIRDY26	EIRDY25	EIRDY24	EIRDY23	EIRDY22	EIRDY21	EIRDY20	EIRDY19	EIRDY18	EIRDY17	EIRDY16	0000
		15:0	EIRDY15	EIRDY14	EIRDY13	EIRDY12	EIRDY11	EIRDY10	EIRDY9	EIRDY8	EIRDY7	EIRDY6	EIRDY5	EIRDY4	EIRDY3	EIRDY2	EIRDY1	EIRDY0	0000
B0FC	ADCEISTAT2	31:16	_	—	—	_	_	_	_	_	_	_	—	_	_	—	_	_	0000
		15:0	_			-	EIRDY43	EIRDY42	EIRDY41	EIRDY40	EIRDY39	EIRDY38	EIRDY37	EIRDY36	EIRDY35	EIRDY34	EIRDY33	EIRDY32	0000
B100	ADCANCON	31:16	_	-	-	_		WKUPCL	<cnt<3:0></cnt<3:0>		WKIEN7	-	—	WKIEN4	WKIEN3	WKIEN2	WKIEN1	WKIEN0	0000
		15:0	WKRDY7	—	—	WKRDY4	WKRDY3	WKRDY2	WKRDY1	WKRDY0	ANEN7	_	—	ANEN4	ANEN3	ANEN2	ANEN1	ANEN0	0000
B600	ADC0CFG ⁽¹⁾	31:16	ADCCFG<31:16> 0000																
		15:0								ADCCFC	6<15:0>								0000
B604	ADC1CFG ¹⁾	31:16								ADCCFG	<31:16>								0000
		15:0	0 ADCCFG<15:0> 0000																
Note	1. Before	fore enabling the ADC, the user application must initialize the ADC calibration values by conving them from the factory-programmed DEVADCx Elash registers into the corresponding ADCxCEG registers																	

PIC32MZ Graphics (DA) Family

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
01.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24	—	—	—	—	—	—	—	—		
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23:10	—	—	—	—	—	—	-	—		
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	ADCBASE<15:8>									
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0				ADCBAS	SE<7:0>					

REGISTER 29-24: ADCBASE: ADC BASE REGISTER

Legend:

- J			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 Unimplemented: Read as '0'

bit 15-0 ADCBASE<15:0>: ADC ISR Base Address bits

This register, when read, contains the base address of the user's ADC ISR jump table. The interrupt vector address is determined by the IRQVS<2:0> bits of the ADCCON1 register specifying the amount of left shift done to the ARDYx status bits in the ADCDSTAT1 and ADCDSTAT2 registers, prior to adding with ADCBASE register.

Interrupt Vector Address = Read Value of ADCBASE and Read Value of ADCBASE = Value written to ADCBASE + $x \le IRQVS \le 2:0$, where 'x' is the smallest active analog input ID from the ADCDSTAT1 or ADCDSTAT2 registers (which has highest priority).

REGISTER 31-9: ETHPMCS: ETHERNET CONTROLLER PATTERN MATCH CHECKSUM REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
51.24	—	—	—	—	—	—	—	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	—	_	—	_	_	_	_
15.9	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.0				PMCS	<15:8>			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0				PMCS	6<7:0>			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-8 PMCS<15:8>: Pattern Match Checksum 1 bits

bit 7-0 PMCS<7:0>: Pattern Match Checksum 0 bits

Note 1: This register is only used for RX operations.

2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the PMMODE bit (ETHRXFC<11:8>) = 0.

REGISTER 31-10: ETHPMO: ETHERNET CONTROLLER PATTERN MATCH OFFSET REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
51.24	—	—	—	—	—	—	—	—		
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	—	—	—	—	—	—	—	—		
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15.0	PMO<15:8>									
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7.0				PMO	<7:0>					

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 **PMO<15:0>:** Pattern Match Offset 1 bits

Note 1: This register is only used for RX operations.
2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the PMMODE bit (ETHRXFC<11:8>) = 0.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31.24		RMWDI	_Y<3:0>			R2WDLY<3:0>				
22:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23.10		W2WCSI	DLY<3:0>			W2WDI	_Y<3:0>			
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15.0		R2RCSE)LY<3:0>		R2RDLY<3:0>					
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7.0		W2RCSI	DLY<3:0>		W2RDLY<3:0>					

REGISTER 38-13: DDRDLYCFG0: DDR DELAY CONFIGURATION REGISTER 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 31-28 **RMWDLY<3:0>:** Read-Modify-Write Delay bits These bits specify the minimum number of clocks required between the read and write commands issued for a read-modify-write operation.
- bit 27-24 R2WDLY<3:0>: Read-to-Write Delay bits
 These bits specify the minimum number of clocks required between a read command and write command. Commands may be to the same or different Chip Selects.
 bit 23-20 W2WCSDLY<3:0>: Write-to-Write Chip Select Delay bits

These bits specify the minimum number of clocks required between two write commands to different Chip Selects.

bit 19-16 **W2WDLY<3:0>:** Write-to-Write Delay bits These bits specify the minimum number of clocks required between two write commands to the same Chip Select.

bit 15-12 R2RCSDLY<3:0>: Read-to-Read Chip Select Delay bits

These bits specify the minimum number of clocks required between two read commands to different Chip Selects.

- bit 11-8 **R2RDLY<3:0>:** Read-to-Read Delay bits These bits specify the minimum number of clocks required between two read commands to the same Chip Select.
- bit 7-4 **W2RCSDLY<3:0>:** Write-to-Read Chip Select Delay bits These bits specify the minimum number of clocks required between a write command and a read command to different Chip Selects.
- bit 3-0 W2RDLY<3:0>: Write-to-Read Delay bits These bits specify the minimum number of clocks required between a write command and a read command to the same Chip Select.

REGISTER 38-20: DDRODTENCFG: DDR ON-DIE TERMINATION ENABLE CONFIGURATION REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	_	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
	—	—	—	—	—	—	—	ODTWEN
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—	—	—	—	—	_	—
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
7.0	_			_				ODTREN

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-17 Unimplemented: Read as '0'

- bit 16 **ODTWEN:** On-Die Termination Write Enable bit
 - 1 = The Chip Select represented by the OTDCSEN<7:0> bits (DDRODTCFG<7:0>) has ODT enabled for data reads
 - 0 = The Chip Select represented by the OTDCSEN<7:0> bits (DDRODTCFG<7:0>) has ODT disabled for data reads
- bit 15-1 Unimplemented: Read as '0'

bit 0 ODTREN: On-Die Termination Read Enable bit

- 1 = The Chip Select represented by the OTDCSEN<7:0> bits (DDRODTCFG<7:0>) has ODT enabled for data writes
- 0 = The Chip Select represented by the OTDCSEN<7:0> bits (DDRODTCFG<7:0>) has ODT disabled for data writes

REGISTER 39-10: SDHCINTEN: SDHC INTERRUPT FLAG ENABLE REGISTER (CONTINUED)

bit 14-9	Unimplemented: Read as '0'
bit 8	CARDIE: Card Interrupt Flag Enable bit
	 1 = Card interrupt flag is enabled 0 = Card interrupt flag is masked
bit 7	CARDRIE: Card Removal Interrupt Flag Enable bit
	1 = Card removal interrupt flag is enabled0 = Card removal interrupt flag is masked
bit 6	CARDIIE: Card Insertion Interrupt Flag Enable bit
	1 = Card insertion interrupt flag is enabled0 = Card insertion interrupt flag is masked
bit 5	BRRDYIE: Buffer Read Ready Interrupt Flag Enable bit
	 1 = Buffer read ready interrupt flag is enabled 0 = Buffer read ready interrupt flag is masked
bit 4	BWRDYIE: Buffer Write Ready Interrupt Flag Enable bit
	 1 = Buffer write ready interrupt flag is enabled 0 = Buffer write ready interrupt flag is masked
bit 3	DMAIE: DMA Interrupt Flag Enable bit
	1 = DMA interrupt flag is enabled0 = DMA interrupt flag is masked
bit 2	BGIE: Block Gap Interrupt Flag Enable bit
	1 = Block gap event interrupt flag is enabled0 = Block gap event interrupt flag is masked
bit 1	TXEIE: Transfer Complete Interrupt Flag Enable bit
	 1 = Transfer complete interrupt flag is enabled 0 = Transfer complete interrupt flag is masked
bit 0	CEIE: Command Complete Interrupt Flag Enable bit

- 1 = Command complete interrupt flag is enabled
 - 0 = Command complete interrupt flag is masked

40.4.1 CONTROLLING CONFIGURATION CHANGES

Because peripherals can be disabled during run time, some restrictions on disabling peripherals are needed to prevent accidental configuration changes. PIC32MZ DA devices include two features to prevent alterations to enabled or disabled peripherals:

- Control Register Lock Sequence
- Configuration Bit Select Lock

40.4.1.1 Control Register Lock

Under normal operation, writes to the PMDx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the PMDLOCK Configuration bit (CFGCON<12>). Setting the PMDLOCK bit prevents writes to the control registers and clearing the PMDLOCK bit allows writes.

To set or clear the PMDLOCK bit, an unlock sequence must be executed. Refer to **Section 42.** "**Oscillators with Enhanced PLL**" (DS60001250) in the "*PIC32 Family Reference Manual*" for details.

40.4.1.2 Configuration Bit Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the PMDx registers. The PMDL1WAY Configuration bit (DEVCFG3<28>) blocks the PMDLOCK bit from being cleared after it has been set once. If the PMDLOCK bit remains set, the register unlock procedure does not execute, and the PPS control registers cannot be written to. The only way to clear the bit and re-enable PMD functionality is to perform a device Reset.

			Standa	ard Ope	rating (Conditi	ons: VDDIO = 2.2V to 3.6V,
DC CHARACTERISTICS		VDDCORE = 1.7V to 1.9V (unless otherwise stated)					
		Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions ⁽¹⁾
		Output Low Voltage I/O Pins 4x Sink Driver Pins - RA0-RA3, RA9, RA10, RA14, RA15 RB0, RB4, RB6, RB7, RB10, RB11, RB12, RB14 RC12-RC15 RD6, RD7, RD11, RD14 RE8, RE9 RF2, RF3, RF8, RF12 RG15 RH0, RH1, RH4-RH14 RJ0-RJ2, RJ8, RJ9, RJ11 Output Low Voltage I/O Pins:		_	0.4	V	Iol ≤ 10 mA, Vddio = 3.3V
DO10	Vol	8x Sink Driver Pins - RA4, RA5 RB2, RB3, RB5, RB8, RB9, RB13, RB14, RB15 RC1-RC4 RD0-RD3, RD9, RD10, RD12, RD13 RE0-RE7 RF0, RF1, RF4, RF5, RF13 RG0, RG1, RG6, RG7, RG8, RG9 RH2, RH3, RH7, RH15 RJ3-RJ7, RJ10, RJ12-RJ15 RK0-RK7		_	0.4	V	Iol ≤ 15 mA, Vddio = 3.3V
		Output Low Voltage I/O Pins: 12x Sink Driver Pins - RA6, RA7 RD4, RD5 RG12-RG14			0.4	V	Iol ≤ 20 mA, Vddio = 3.3V

TABLE 44-11: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized, but not tested.

AC CHARACTERISTICS			Standard Operating Conditions:VDDIO = 2.2V to 3.6V,VDDCORE = 1.7V to 1.9V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Param. No.	Symbol	Characteristics	Min. Typ. Max. Units Conditions				Conditions
TS10	Vts	Rate of Change	—	5	—	mV/ºC	—
TS11	TR	Resolution	-2	—	+2	°C	—
TS12	IVTEMP	Voltage Range	0.5	—	1.5	V	—
TS13	TMIN	Minimum Temperature	—	-40	—	°C	IVTEMP = 0.5V
TS14	TMAX	Maximum Temperature	_	160	_	°C	IVTEMP = 1.5V

TABLE 44-48: TEMPERATURE SENSOR SPECIFICATIONS

Note 1: The temperature sensor is functional at VBORIOMIN < VDDIO < VDDIOMIN, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Microchip Brand — Architecture — Flash Memory Size RAM Size — Family — Key Feature Set — Pin Count — Tape and Reel Flag (Temperature Range Package Pattern —	PIC32 MZ XX XX DA A XXX T-1/BG - XXX
Flash Memory Far	
Architecture	Z = MIPS32 [®] microAptiv™ MPU Core
Flash Memory Size) = 1024 KB) = 2048 KB
RAM Size	5 = 256 KB = 640 KB
Family	A = Graphics MCU Family
Key Feature	 PIC32 DA Family Features, no Crypto, no DDR memory PIC32 DA Family Features, with Crypto, no DDR memory PIC32 DA Family Features, no Crypto, with DDR memory PIC32 DA Family Features, with Crypto, with DDR memory
Pin Count	9 = 169-pin 6 = 176-pin 8 = 288-pin
Temperature Range	= -40°C to +85°C (Industrial)
Package	 = 169-Lead (11x11x1.4 mm) LFBGA (Low Profile Fine Pitch Ball Grid Array) = 169-Lead (11x11x1.56 mm) LFBGA (Low Profile Fine Pitch Ball Grid Array) = 176-Lead (22x22x1.4 mm) LQFP (Low Profile Quad Flat Pack) = 288-Lead (15x15x1.4 mm) LFBGA (Low Profile Fine Pitch Ball Grid Array)
Pattern	aree-digit QTP, SQTP, Code or Special Requirements (blank otherwise) S = Engineering Sample