

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, IrDA, LINbus, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, HLVD, I²S, POR, PWM, WDT
Number of I/O	120
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	640K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 45x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	288-LFBGA
Supplier Device Package	288-LFBGA (15x15)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2064daa288t-i-4j">https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2064daa288t-i-4j</a>

# PIC32MZ Graphics (DA) Family

**TABLE 7: PIN NAMES FOR 288-PIN DEVICES (CONTINUED)**

288-PIN LFBGA (BOTTOM VIEW)			
A1	V1		
PIC32MZ1025DAA288 PIC32MZ1025DAB288 PIC32MZ1064DAA288 PIC32MZ1064DAB288 PIC32MZ2025DAA288 PIC32MZ2025DAB288 PIC32MZ2064DAA288 PIC32MZ2064DAB288	F6		
	F13		
	N6		
	N13		
	V18		
	A18		
Polarity Indicator			
Ball/Pin Number	Full Pin Name	Ball/Pin Number	Full Pin Name
N15	EBIA4/AN36/PMA4/RH7	T5	No Connect
N16	SDWP/EBIRP/RH2	T6	GD11/EBIA15/RPD3/PMA15/PMCS2/RD3
N17	EBIA0/PMA0/RJ15	T7	GD16/EBID8/RPF5/SCL5/PMD8/RF5
N18	GD8/EBID11/PMD11/RJ14	T8	GD4/EBIA9/RPG1/PMA9/RG1
P1	DDRA10	T9	EBID3/RPE3/PMD3/RE3
P2	DDRCAS	T10	ERXD2/RH6
P3	DDRA4	T11	ECOL/RH10
P4	RPF8/SCL3/RF8	T12	ETXD3/RH1
P15	GD13/EBIA18/RK4	T13	ETXD1/RJ9
P16	GD23/EBIA16/RK0	T14	No Connect
P17	EBIRDY2/AN37/RH11	T15	ETXCLK/RPD7/RD7
P18	AN35/RH3	T16	RPA14/SCL1/RA14
R1	DDRA0	T17	GD19/EBIA21/RK7
R2	DDRA3	T18	GD15/EBIA20/RK6
R3	DDRA9	U1	DDRA6
R4	VSS1V8	U2	DDRA8
R5	MCLR	U3	DDRA13
R6	GD10/EBIA14/RPD2/PMA14/PMCS1/RD2	U4	DDRBA2
R7	VSS	U5	GD7/EBIA12/RPD12/PMA12/RD12
R8	VSS	U6	GD2/EBID15/RPD9/PMD15/RD9
R9	VDDIO	U7	GD5/EBIA10/RPF1/PMA10/RF1
R10	VDDIO	U8	ERXERR/RPF3/RF3
R11	VDDCORE	U9	GD17/EBID9/RPF4/SDA5/PMD9/RF4
R12	VDDIO	U10	ERXD1/RH5
R13	VDDIO	U11	ECRS/RH12
R14	VDDIO	U12	ERXD0/RH8
R15	GD14/EBIA19/RK5	U13	ERXCLK/ERECLK/RJ11
R16	GD12/EBIA17/RK3	U14	EMDIO/RJ1
R17	EBIA3/AN11/PMA3/RK2	U15	EMDC/RPD11/RD11
R18	EBIA1/AN38/PMA1/RK1	U16	RPA15/SDA1/RA15
T1	DDRA5	U17	EBIRDY1/SDA2/RA3
T2	DDRA7	U18	SCL2/RA2
T3	DDRA12	V1	No Connect
T4	DDRA14	V2	DDRA11

- Note 1:** The R<sub>Pn</sub> pins can be used by remappable peripherals. See Table 1 and Table 4 for the available peripherals and **12.4 “Peripheral Pin Select (PPS)”** for restrictions.
- 2:** Every I/O port pin (R<sub>Ax</sub>-R<sub>Kx</sub>) can be used as a change notification pin (CNA<sub>x</sub>-CNK<sub>x</sub>). See **12.0 “I/O Ports”** for more information.
- 3:** Shaded pins are 5V tolerant.
- 4:** This pin must be tied to V<sub>ss</sub> through a 20k Ω resistor when DDR is not connected in the system.
- 5:** This pin is a No Connect when DDR is not connected in the system.
- 6:** These pins are restricted to input functions only.

# PIC32MZ Graphics (DA) Family

## 2.9 Considerations When Interfacing to Remotely Powered Circuits


### 2.9.1 NON-5V TOLERANT INPUT PINS

A quick review of the absolute maximum rating section in **44.0 “Electrical Characteristics”** indicates that the voltage on any non-5v tolerant pin should not exceed  $VDD + 0.3V$ , unless the input current is limited to meet the respective injection current specifications defined by the parameters DI60a, DI60b, and DI60c as shown in Table 44-12.

Figure 2-5 illustrates a remote circuit using an independent power source, which is powered while connected to a PIC32 non-5V tolerant circuit that is not powered.

Without a proper signal isolation on non-5V tolerant pins, the remote signal can power the PIC32 device through the high side ESD protection diodes. Besides violating the absolute maximum rating specification when  $VDD$  of the PIC32 device is restored and ramping up or ramping down, it can also negatively affect the internal Power-on Reset (POR) and Brown-out Reset (BOR) circuits, which can lead to improper initialization of internal PIC32 logic circuits. In these cases, it is recommended to implement digital or analog signal isolation as shown in Figure 2-6. This is indicative of all industry microcontrollers and not just Microchip products.

**FIGURE 2-5:** PIC32 NON-5V TOLERANT CIRCUIT EXAMPLE



**TABLE 4-24: SYSTEM BUS TARGET PROTECTION GROUP 14 REGISTER MAP**

Virtual Address (BF91 #)	Register Name	Bit Range	Bits															All Resets
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0
8820	SBT14ELOG1	31:16	MULTI	—	—	—	—	CODE<3:0>	—	—	—	—	—	—	—	—	—	0000
		15:0	INITID<7:0>	—	—	—	—	—	—	—	—	REGION<3:0>	—	—	CMD<2:0>	—	—	0000
8824	SBT14ELOG2	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	GROUP<1:0>	—	0000
8828	SBT14ECON	31:16	—	—	—	—	—	—	ERRP	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
8830	SBT14ECLRS	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	CLEAR	—	0000
8838	SBT14ECLRM	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	CLEAR	—	0000
8840	SBT14REG0	31:16	BASE<21:6>	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxxx
		15:0	BASE<5:0>	—	PRI	—	SIZE<4:0>	—	—	—	—	—	—	—	—	—	—	xxxxx
8850	SBT14RD0	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxxx
		15:0	—	—	—	—	—	—	—	—	—	—	—	GROUP3	GROUP2	GROUP1	GROUP0	xxxxx
8858	SBT14WR0	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxxx
		15:0	—	—	—	—	—	—	—	—	—	—	—	GROUP3	GROUP2	GROUP1	GROUP0	xxxxx
8860	SBT14REG1	31:16	BASE<21:6>	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxxx
		15:0	BASE<5:0>	—	PRI	—	SIZE<4:0>	—	—	—	—	—	—	—	—	—	—	xxxxx
8870	SBT14RD1	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxxx
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	GROUP3	GROUP2	GROUP1	GROUP0
8878	SBT14WR1	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxxx
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	GROUP3	GROUP2	GROUP1	GROUP0

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note:** For reset values listed as 'xxxx', please refer to Table 4-8 for the actual reset values.

## 8.2 Oscillator Control Registers

**TABLE 8-2: OSCILLATOR CONFIGURATION REGISTER MAP**

Virtual Address (BF80 #)	Register Name	Bit Range	Bits																(1) All Resets <sup>(1)</sup>
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	
1200	OSCCON	31:16	—	—	—	—	—	FRCDIV<2:0>		DRMEN	—	SLP2SPD	—	—	—	—	—	—	0020
		15:0	—	COSC<2:0>			—	NOSC<2:0>		CLKLOCK	—	—	SLPEN	CF	—	SOSCEN	OSWEN	xx0x	
1210	OSCTUN	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	TUN<5:0>					00xx	
1220	SPLLCON	31:16	—	—	—	—	—	PLLQDIV<2:0>		—	PLLQMULT<6:0>					01xx	PLLQRANGE<2:0>		0x0x
		15:0	—	—	—	—	—	PLLIDIV<2:0>		PLLICKL	—	—	—	—	—	PLLRRANGE<2:0>		0000	
1280	REFO1CON	31:16	—	RODIV<14:0>															0000
		15:0	ON	—	SIDL	OE	RSLP	—	DIVSWEN	ACTIVE	—	—	—	—	—	ROSEL<3:0>			0000
1290	REFO1TRIM	31:16	ROTRIM<8:0>																0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
12A0	REFO2CON	31:16	—	RODIV<14:0>															0000
		15:0	ON	—	SIDL	—	RSLP	—	DIVSWEN	ACTIVE	—	—	—	—	—	ROSEL<3:0>			0000
12B0	REFO2TRIM	31:16	ROTRIM<8:0>																0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
12C0	REFO3CON	31:16	—	RODIV<14:0>															0000
		15:0	ON	—	SIDL	OE	RSLP	—	DIVSWEN	ACTIVE	—	—	—	—	—	ROSEL<3:0>			0000
12D0	REFO3TRIM	31:16	ROTRIM<8:0>																0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
12E0	REFO4CON	31:16	—	RODIV<14:0>															0000
		15:0	ON	—	SIDL	OE	RSLP	—	DIVSWEN	ACTIVE	—	—	—	—	—	ROSEL<3:0>			0000
12F0	REFO4TRIM	31:16	ROTRIM<8:0>																0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
1300	REFO5CON	31:16	—	RODIV<14:0>															0000
		15:0	ON	—	SIDL	—	RSLP	—	DIVSWEN	ACTIVE	—	—	—	—	—	ROSEL<3:0>			0000
1310	REFO5TRIM	31:16	ROTRIM<8:0>																0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
1340	PB1DIV	31:16	—	—	—	—	—	—	—	—	—	—	—	PBDIV<6:0>					8801
		15:0	—	—	—	—	—	PBDIVRDY	—	—	—	—	—	—	—	—	—	—	0000
1350	PB2DIV	31:16	—	—	—	—	—	—	—	—	—	—	—	PBDIV<6:0>					8801
		15:0	ON	—	—	—	—	PBDIVRDY	—	—	—	—	—	—	—	—	—	—	0000
1360	PB3DIV	31:16	—	—	—	—	—	—	—	—	—	—	—	PBDIV<6:0>					8801
		15:0	ON	—	—	—	—	PBDIVRDY	—	—	—	—	—	—	—	—	—	—	0000
1370	PB4DIV	31:16	—	—	—	—	—	PBDIVRDY	—	—	—	—	—	PBDIV<6:0>					8801
		15:0	ON	—	—	—	—	PBDIVRDY	—	—	—	—	—	—	—	—	—	—	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Reset values are dependent on the DEVCFGx Configuration bits and the type of reset.

**TABLE 12-9: PORTG REGISTER MAP**

Virtual Address (BF8#)	Register Name	Bit Range	Bits																All Resets
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	
0600	ANSELG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	ANSG15	—	—	—	—	—	ANSG9	ANSG8	ANSG7	ANSG6	—	—	—	—	—	83C0	
0610	TRISG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	TRISG15	TRISG14	TRISG13	TRISG12	—	—	TRISG9	TRISG8	TRISG7	TRISG6	—	—	—	—	TRISG1	TRISG0 F3C3	
0620	PORTG	31:16	—	—	—	—	—	—	RG9	RG8	RG7	RG6	—	—	—	—	RG1	RG0 xxxx	
		15:0	RG15	RG14	RG13	RG12	—	—	—	—	—	—	—	—	—	—	—	0000	
0630	LATG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	LATG15	LATG14	LATG13	LATG12	—	—	LATG9	LATG8	LATG7	LATG6	—	—	—	—	LATG1	LATG0 xxxx	
0640	ODCG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	ODCG15	ODCG14	ODCG13	ODCG12	—	—	ODCG9	ODCG8	ODCG7	ODCG6	—	—	—	—	ODCG1	ODCG0 0000	
0650	CNPUG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	CNPUG15	CNPUG14	CNPUG13	CNPUG12	—	—	CNPUG9	CNPUG8	CNPUG7	CNPUG6	—	—	—	—	CNPUG1	CNPUG0 0000	
0660	CNPDG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	CNPDG15	CNPDG14	CNPDG13	CNPDG12	—	—	CNPDG9	CNPDG8	CNPDG7	CNPDG6	—	—	—	—	CNPDG1	CNPDG0 0000	
0670	CNCONG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	ON	—	—	—	EDGE DETECT	—	—	—	—	—	—	—	—	—	—	0000	
0680	CNENG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	CNIEG15	CNIEG14	CNIEG13	CNIEG12	—	—	CNIEG9	CNIEG8	CNIEG7	CNIEG6	—	—	—	—	CNIEG1	CNIEG0 0000	
0690	CNSTATG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	CNSTATG15	CNSTATG14	CNSTATG13	CNSTATG12	—	—	CNSTATG9	CNSTATG8	CNSTATG7	CNSTATG6	—	—	—	—	CNSTATG1	CNSTATG0 0000	
06A0	CNNEG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	CNNEG15	CNNEG14	CNNEG13	CNNEG12	—	—	CNNEG9	CNNEG8	CNNEG7	CNNEG6	—	—	—	—	CNNEG1	CNNEG0 0000	
06B0	CNFG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	CNFG15	CNFG14	CNFG13	CNFG12	—	—	CNFG9	CNFG8	CNFG7	CNFG6	—	—	—	—	CNFG1	CNFG0 0000	
06C0	SRCCON0G	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	SR1G15	SR1G14	SR1G13	SR1G12	—	—	SR1G9	SR1G9	SR1G7	SR1G6	—	—	—	—	SR1G1	SR1G0 0000	
06D0	SRCCON1G	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	SR0G15	SR0G14	SR0G13	SR0G12	—	—	SR0G9	SR0G8	SR0G7	SR0G6	—	—	—	—	SR0G1	SR0G0 0000	

**Legend:** x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See **Section 12.2 “CLR, SET, and INV Registers”** for more information.

**TABLE 12-13: PERIPHERAL PIN SELECT INPUT REGISTER MAP**

Virtual Address (BF80_#)	Register Name	Bit Range	Bits															All Resets
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0
1404	INT1R	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
1408	INT2R	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
140C	INT3R	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
1410	INT4R	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
1418	T2CKR	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
141C	T3CKR	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
1420	T4CKR	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
1424	T5CKR	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
1428	T6CKR	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
142C	T7CKR	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
1430	T8CKR	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
1434	T9CKR	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
1438	IC1R	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
143C	IC2R	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
1440	IC3R	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000

**Legend:** × = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

## 14.0 TIMER2/3, TIMER4/5, TIMER6/7, AND TIMER8/9

**Note:** This data sheet summarizes the features of the PIC32MZ Graphics (DA) Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 14. “Timers”** (DS60001105), which is available from the *Documentation > Reference Manual* section of the Microchip PIC32 web site ([www.microchip.com/pic32](http://www.microchip.com/pic32)).

This family of devices features eight synchronous 16-bit timers (default) that can operate as a free-running interval timer for various timing applications and counting external events.

The following modes are supported:

- Synchronous internal 16-bit timer
- Synchronous internal 16-bit gated timer
- Synchronous external 16-bit timer

Four 32-bit synchronous timers are available by combining Timer2 with Timer3, Timer4 with Timer5, Timer6 with Timer7, and Timer8 with Timer9.


The 32-bit timers can operate in one of three modes:

- Synchronous internal 32-bit timer
- Synchronous internal 32-bit gated timer
- Synchronous external 32-bit timer

### 14.1 Additional Features

- Selectable clock prescaler
- Timers operational during CPU idle
- Time base for Input Capture and Output Compare modules (Timer2 through Timer7 only)
- ADC event trigger (Timer3 and Timer5 only)
- Fast bit manipulation using CLR, SET and INV registers

**FIGURE 14-1: TIMER2 THROUGH TIMER9 BLOCK DIAGRAM (16-BIT)**



# PIC32MZ Graphics (DA) Family

---

## REGISTER 22-1: SQI1XCON1: SQI XIP CONTROL REGISTER 1 (CONTINUED)

bit 20-18 **ADDRBYTES<2:0>**: Address Cycle bits

- 111 = Reserved
- .
- .
- .
- 101 = Reserved
- 100 = Four address bytes
- 011 = Three address bytes
- 010 = Two address bytes
- 001 = One address bytes
- 000 = Zero address bytes

bit 17-10 **READOPCODE<7:0>**: Op code Value for Read Operation bits

These bits contain the 8-bit op code value for read operation.

bit 9-8 **TYPEDATA<1:0>**: SQI Type Data Enable bits

The boot controller will receive the data in Single Lane, Dual Lane, or Quad Lane.

- 11 = Reserved
- 10 = Quad Lane mode data is enabled
- 01 = Dual Lane mode data is enabled
- 00 = Single Lane mode data is enabled

bit 7-6 **TYPEDUMMY<1:0>**: SQI Type Dummy Enable bits

The boot controller will send the dummy in Single Lane, Dual Lane, or Quad Lane.

- 11 = Reserved
- 10 = Quad Lane mode dummy is enabled
- 01 = Dual Lane mode dummy is enabled
- 00 = Single Lane mode dummy is enabled

bit 5-4 **TYPEMODE<1:0>**: SQI Type Mode Enable bits

The boot controller will send the mode in Single Lane, Dual Lane, or Quad Lane.

- 11 = Reserved
- 10 = Quad Lane mode is enabled
- 01 = Dual Lane mode is enabled
- 00 = Single Lane mode is enabled

bit 3-2 **TYPEADDR<1:0>**: SQI Type Address Enable bits

The boot controller will send the address in Single Lane, Dual Lane, or Quad Lane.

- 11 = Reserved
- 10 = Quad Lane mode address is enabled
- 01 = Dual Lane mode address is enabled
- 00 = Single Lane mode address is enabled

bit 1-0 **TYPECMD<1:0>**: SQI Type Command Enable bits

The boot controller will send the command in Single Lane, Dual Lane, or Quad Lane.

- 11 = Reserved
- 10 = Quad Lane mode command is enabled
- 01 = Dual Lane mode command is enabled
- 00 = Single Lane mode command is enabled

**Note 1:** When DDRCMD is set to '0', the SQI module will ignore the value in the SDRCMD bit.

# PIC32MZ Graphics (DA) Family

## REGISTER 22-3: SQI1CFG: SQI CONFIGURATION REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
	—	—	—	—	—	—	CSEN<1:0>	
23:16	R/W-0	U-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC
	SQIEN	—	DATAEN<1:0>		CON BUFRST	RX BUFRST	TX BUFRST	RESET
15:8	U-0	r-0	r-0	R/W-0	r-0	R/W-0	R/W-0	U-0
	—	—	—	BURSTEN <sup>(1)</sup>	—	HOLD	WP	—
7:0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—	LSBF	CPOL	CPHA	MODE<2:0>		

<b>Legend:</b>	HC = Hardware Cleared	r = Reserved
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

bit 31-26 **Unimplemented:** Read as '0'

bit 25-24 **CSEN<1:0>:** Chip Select Output Enable bits

- 11 = Chip Select 0 and Chip Select 1 are used
- 10 = Chip Select 1 is used (Chip Select 0 is not used)
- 01 = Chip Select 0 is used (Chip Select 1 is not used)
- 00 = Chip Select 0 and Chip Select 1 are not used

bit 23 **SQIEN:** SQI Enable bit

- 1 = SQI module is enabled
- 0 = SQI module is disabled

bit 22 **Unimplemented:** Read as '0'

bit 21-20 **DATAEN<1:0>:** Data Output Enable bits

- 11 = Reserved
- 10 = SQID3-SQID0 outputs are enabled
- 01 = SQID1 and SQID0 data outputs are enabled
- 00 = SQID0 data output is enabled

bit 19 **CONBUFRST:** Control Buffer Reset bit

- 1 = A reset pulse is generated clearing the control buffer
- 0 = A reset pulse is not generated

bit 18 **RXBUFRST:** Receive Buffer Reset bit

- 1 = A reset pulse is generated clearing the receive buffer
- 0 = A reset pulse is not generated

bit 17 **TXBUFRST:** Transmit Buffer Reset bit

- 1 = A reset pulse is generated clearing the transmit buffer
- 0 = A reset pulse is not generated

bit 16 **RESET:** Software Reset Select bit

This bit is automatically cleared by the SQI module. All of the internal state machines and buffer pointers are reset by this reset pulse.

- 1 = A reset pulse is generated
- 0 = A reset pulse is not generated

bit 15 **Unimplemented:** Read as '0'

bit 14-13 **Reserved:** Must be programmed as '0'

**Note 1:** This bit must be programmed as '1'.

# PIC32MZ Graphics (DA) Family

---

## REGISTER 27-2: CECON: CRYPTO ENGINE CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
7:0	R/W-0	R/W-0, HC	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	SWAPOEN	SWRST	SWAPEN	—	—	BDPCHST	BDPPLLEN	DMAEN

<b>Legend:</b>	HC = Hardware Cleared		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 **Unimplemented:** Read as '0'

bit 7 **SWAPOEN:** Swap Output Data Enable bit

1 = Output data is byte swapped when written by dedicated DMA  
0 = Output data is not byte swapped when written by dedicated DMA

bit 6 **SWRST:** Software Reset bit

1 = Initiate a software reset of the Crypto Engine  
0 = Normal operation

bit 5 **SWAPEN:** I/O Swap Enable bit

1 = TFDMA inputs and RFDMA outputs are swapped  
0 = TFDMA inputs and RFDMA outputs are not swapped

bit 4-3 **Unimplemented:** Read as '0'

bit 2 **BDPCHST:** Buffer Descriptor Processor (BDP) Fetch Enable bit

This bit should be enabled only after all DMA descriptor programming is completed.

1 = BDP descriptor fetch is enabled  
0 = BDP descriptor fetch is disabled

bit 1 **BDPPLLEN:** Buffer Descriptor Processor Poll Enable bit

This bit should be enabled only after all DMA descriptor programming is completed.

1 = Poll for descriptor until valid bit is set  
0 = Do not poll

bit 0 **DMAEN:** DMA Enable bit

1 = Crypto Engine DMA is enabled  
0 = Crypto Engine DMA is disabled

# PIC32MZ Graphics (DA) Family

---

**FIGURE 27-11: CRYPTO ENGINE SECURITY ASSOCIATION STRUCTURE (CONTINUED)**

Name	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
SA_ENCKEY3	23:16				ENCKEY<23:16>			
	15:8				ENCKEY<15:8>			
	7:0				ENCKEY<7:0>			
	31:24				ENCKEY<31:24>			
SA_ENCKEY4	23:16				ENCKEY<23:16>			
	15:8				ENCKEY<15:8>			
	7:0				ENCKEY<7:0>			
	31:24				ENCKEY<31:24>			
SA_ENCKEY5	23:16				ENCKEY<23:16>			
	15:8				ENCKEY<15:8>			
	7:0				ENCKEY<7:0>			
	31:24				ENCKEY<31:24>			
SA_ENCKEY6	23:16				ENCKEY<23:16>			
	15:8				ENCKEY<15:8>			
	7:0				ENCKEY<7:0>			
	31:24				ENCKEY<31:24>			
SA_ENCKEY7	23:16				ENCKEY<23:16>			
	15:8				ENCKEY<15:8>			
	7:0				ENCKEY<7:0>			
	31:24				ENCKEY<31:24>			
SA_ENCKEY8	23:16				ENCKEY<23:16>			
	15:8				ENCKEY<15:8>			
	7:0				ENCKEY<7:0>			
	31:24				ENCKEY<31:24>			
SA_AUTHIV1	23:16				AUTHIV<23:16>			
	15:8				AUTHIV<15:8>			
	7:0				AUTHIV<7:0>			
	31:24				AUTHIV<31:24>			
SA_AUTHIV2	23:16				AUTHIV<23:16>			
	15:8				AUTHIV<15:8>			
	7:0				AUTHIV<7:0>			
	31:24				AUTHIV<31:24>			
SA_AUTHIV3	23:16				AUTHIV<23:16>			
	15:8				AUTHIV<15:8>			
	7:0				AUTHIV<7:0>			
	31:24				AUTHIV<31:24>			
SA_AUTHIV4	23:16				AUTHIV<23:16>			
	15:8				AUTHIV<15:8>			
	7:0				AUTHIV<7:0>			
	31:24				AUTHIV<31:24>			
SA_AUTHIV5	23:16				AUTHIV<23:16>			
	15:8				AUTHIV<15:8>			
	7:0				AUTHIV<7:0>			
	31:24				AUTHIV<31:24>			
SA_AUTHIV6	23:16				AUTHIV<23:16>			
	15:8				AUTHIV<15:8>			
	7:0				AUTHIV<7:0>			
	31:24				AUTHIV<31:24>			
SA_AUTHIV7	23:16				AUTHIV<23:16>			
	15:8				AUTHIV<15:8>			
	7:0				AUTHIV<7:0>			
	31:24				AUTHIV<31:24>			
SA_AUTHIV8	23:16				AUTHIV<23:16>			
	15:8				AUTHIV<15:8>			
	7:0				AUTHIV<7:0>			
	31:24				AUTHIV<31:24>			

# PIC32MZ Graphics (DA) Family

**REGISTER 28-3: RNGPOLYx: RANDOM NUMBER GENERATOR POLYNOMIAL REGISTER ‘x’  
(‘x’ = 1 OR 2)**

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	POLY<31:24>							
23:16	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	POLY<23:16>							
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	POLY<15:8>							
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	POLY<7:0>							

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 31-0 **POLY<31:0>**: PRNG LFSR Polynomial MSb/LSb bits (RNGPOLY1 = LSb, RNGPOLY2 = MSb)

**REGISTER 28-4: RNGNUMGENx: RANDOM NUMBER GENERATOR REGISTER ‘x’ (‘x’ = 1 OR 2)**

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	RNG<31:24>							
23:16	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	RNG<23:16>							
15:8	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	RNG<15:8>							
7:0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	RNG<7:0>							

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 31-0 **RNG<31:0>**: Current PRNG MSb/LSb Value bits (RNGNUMGEN1 = LSb, RNGNUMGEN2 = MSb)

# PIC32MZ Graphics (DA) Family

## REGISTER 29-26: ADCTRGSNS: ADC TRIGGER LEVEL/EDGE SENSITIVITY REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
15:8	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—	—	—	LVL11	LVL10	LVL9	LVL8
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	LVL7	LVL6	LVL5	LVL4	LVL3	LVL2	LVL1	LVL0

### Legend:

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
-n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown

bit 31-12    **Unimplemented:** Read as '0'

bit 11-0    **LVL11:LVL0:** Trigger Level and Edge Sensitivity bits

1 = Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)  
0 = Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)

**Note 1:** This register specifies the trigger level for analog inputs 0 to 11.

**2:** The higher analog input ID belongs to Class 3, and therefore, is only scan triggered. All Class 3 analog inputs use the Scan Trigger, for which the level/edge is defined by the STRGLVL bit (ADCCON1<3>).

## 31.1 Ethernet Control Registers

**TABLE 31-3: ETHERNET CONTROLLER REGISTER SUMMARY**

Virtual Address (Bit 88 #)	Register Name	Bit Range	Bits																All Resets			
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0				
2000	ETHCON1	31:16	PTV<15:0>																0000			
		15:0	ON	—	SIDL	—	—	—	TXRTS	RXEN	AUTOFC	—	—	MANFC	—	—	—	BUFCDEC	0000			
2010	ETHCON2	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000			
		15:0	—	—	—	—	—	RXBUFSZ<6:0>														
2020	ETHTXST	31:16	TXSTADDR<31:16>																0000			
		15:0	TXSTADDR<15:2>																0000			
2030	ETHRXST	31:16	RXSTADDR<31:16>																0000			
		15:0	RXSTADDR<15:2>																0000			
2040	ETHHHT0	31:16	HT<31:0>																0000			
		15:0	HT<63:32>																0000			
2050	ETHHHT1	31:16	HT<63:32>																0000			
		15:0	PMM<31:0>																0000			
2060	ETHPMMO	31:16	PMM<63:32>																0000			
		15:0	PMCS<15:0>																0000			
2070	ETHPM1	31:16	PMCS<63:32>																0000			
		15:0	ETHPMCS																0000			
2080	ETHPMCS	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000			
		15:0	PMCS<15:0>																0000			
2090	ETHPMO	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000			
		15:0	PMO<15:0>																0000			
20A0	ETHRXFC	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000			
		15:0	HTEN	MPEN	—	NOTPM	PMMODE<3:0>				CRC ERREN	CRC OKEN	RUNT ERREN	RUNTEN	UCEN	NOT MEEN	MCEN	BCEN	0000			
20B0	ETHRXWM	31:16	—	—	—	—	—	—	—	—	RxFwm<7:0>								0000			
		15:0	—	—	—	—	—	—	—	—	Rxewm<7:0>								0000			
20C0	ETHIEN	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000			
		15:0	—	TX BUSEIE	RX BUSEIE	—	—	—	EW MARKIE	FW MARKIE	RX DONEIE	PK TPENDIE	RX ACTIE	—	TX DONEIE	TX ABORTIE	RX BUFNAIE	RX OVFLWIE	0000			
20D0	ETHIRQ	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000			
		15:0	—	TXBUSE	RXBUSE	—	—	—	EWMARK	FWMARK	RXDONE	PKTPEND	RXACT	—	TXDONE	TXABORT	RXBUFNA	RXOVFLW	0000			
20E0	ETHSTAT	31:16	—	—	—	—	—	—	—	—	BUFcnt<7:0>								0000			
		15:0	—	—	—	—	—	—	—	—	BUSY	TXBUSY	RXBUSY	—	—	—	—	—	0000			
2100	ETH RXOVFLOW	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000			
		15:0	RXOVFLWCNT<15:0>																0000			

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** All registers in this table (with the exception of ETHSTAT) have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.2 "CLR, SET, and INV Registers"** for more information.

**2:** Reset values default to the factory programmed value.

# PIC32MZ Graphics (DA) Family

## REGISTER 38-16: DDRDLYCFG3: DDR DELAY CONFIGURATION REGISTER 3

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
23:16	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—	FAWTDLY<5:0>					
15:8	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—	RAS2RASSBNKDLY<5:0>					
7:0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—	—	RAS2PCHRGDLY<4:0>				

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-22 **Unimplemented:** Read as '0'

bit 21-16 **FAWTDLY<5:0>:** Four Activate Window Time Delay bits

These bits specify the minimum number of clocks within which only four banks may be opened.

bit 15-14 **Unimplemented:** Read as '0'

bit 13-8 **RAS2RASSBNKDLY<5:0>:** RAS-to-RAS Same Bank Delay bits

These bits specify the minimum number of clocks required between RAS commands to the same bank.

bit 7-5 **Unimplemented:** Read as '0'

bit 4-0 **RAS2PCHRGDLY<4:0>:** RAS-to-Precharge Delay bits

These bits specify the minimum number of clocks required from a RAS command to a Precharge command to the same bank.

# PIC32MZ Graphics (DA) Family

## REGISTER 38-34: DDRPHYSCLADR: DDR PHY SCL ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	SCLBANKADR<2:0>							
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	SCLCOLADDR<12:8>							
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	SCLROWADR<15:8>							
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	SCLROWADR<7:0>							

### Legend:

R = Readable bit  
-n = Value at POR

W = Writable bit  
'1' = Bit is set

U = Unimplemented bit, read as '0'  
'0' = Bit is cleared  
x = Bit is unknown

bit 31-29 **SCLBANKADR<2:0>**: SCL Bank Address bits

These bits define the bank address to use when running SCL.

bit 28-16 **SCLCOLADDR<12:0>**: SCL Column Address bits

These bits define the column address to use when running SCL.

bit 15-0 **SCLROWADR<15:0>**: SCL Row Address bits

These bits define the row address to use when running SCL.

## REGISTER 41-11: CFGEBIC: EXTERNAL BUS INTERFACE CONTROL PIN CONFIGURATION REGISTER (CONTINUED)

- bit 12 **EBIOEEN:**  $\overline{\text{EBIOE}}$  Pin Enable bit  
1 =  $\overline{\text{EBIOE}}$  pin is enabled for use by the EBI module  
0 =  $\overline{\text{EBIOE}}$  pin is available for general use
- bit 11-10 **Unimplemented:** Read as '0'
- bit 9 **EBIBSEN1:**  $\overline{\text{EBIBS1}}$  Pin Enable bit  
1 =  $\overline{\text{EBIBS1}}$  pin is enabled for use by the EBI module  
0 =  $\overline{\text{EBIBS1}}$  pin is available for general use
- bit 8 **EBIBSEN0:**  $\overline{\text{EBIBS0}}$  Pin Enable bit  
1 =  $\overline{\text{EBIBS0}}$  pin is enabled for use by the EBI module  
0 =  $\overline{\text{EBIBS0}}$  pin is available for general use
- bit 7 **EBICSEN3:**  $\overline{\text{EBICS3}}$  Pin Enable bit  
1 =  $\overline{\text{EBICS3}}$  pin is enabled for use by the EBI module  
0 =  $\overline{\text{EBICS3}}$  pin is available for general use
- bit 6 **EBICSEN2:**  $\overline{\text{EBICS2}}$  Pin Enable bit  
1 =  $\overline{\text{EBICS2}}$  pin is enabled for use by the EBI module  
0 =  $\overline{\text{EBICS2}}$  pin is available for general use
- bit 5 **EBICSEN1:**  $\overline{\text{EBICS1}}$  Pin Enable bit  
1 =  $\overline{\text{EBICS1}}$  pin is enabled for use by the EBI module  
0 =  $\overline{\text{EBICS1}}$  pin is available for general use
- bit 4 **EBICSEN0:**  $\overline{\text{EBICS0}}$  Pin Enable bit  
1 =  $\overline{\text{EBICS0}}$  pin is enabled for use by the EBI module  
0 =  $\overline{\text{EBICS0}}$  pin is available for general use
- bit 3-2 **Unimplemented:** Read as '0'
- bit 1 **EBIDEN1:** EBI Data Upper Byte Pin Enable bit  
1 = EBID<15:8> pins are enabled for use by the EBI module  
0 = EBID<15:8> pins have reverted to general use
- bit 0 **EBIDEN01:** EBI Data Upper Byte Pin Enable bit  
1 = EBID<7:0> pins are enabled for use by the EBI module  
0 = EBID<7:0> pins have reverted to general use


**Note:** When EBIMD = 1, the bits in this register are ignored and the pins are available for general use.

# PIC32MZ Graphics (DA) Family

## 44.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC32MZ DA device AC characteristics and timing parameters.

**FIGURE 44-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS**



**TABLE 44-22: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS**

AC CHARACTERISTICS			Standard Operating Conditions: $V_{DDIO} = 2.2V$ to $3.6V$ , $V_{DDCORE} = 1.7V$ to $1.9V$ (unless otherwise stated) Operating temperature $-40^{\circ}C \leq T_A \leq +85^{\circ}C$ for Industrial				
Param. No.	Symbol	Characteristics	Min.	Typ. <sup>(1)</sup>	Max.	Units	Conditions
DO56	CL	All I/O pins	—	—	50	pF	EC mode for OSC2
DO58	CB	SCLx, SDAx	—	—	400	pF	In I <sup>2</sup> C mode
DO59	CsQI	All SQI pins	—	—	10	pF	—

**Note 1:** Data in "Typical" column is at  $3.3V$ ,  $+25^{\circ}C$  unless otherwise stated. Parameters are for design guidance only and are not tested.

# PIC32MZ Graphics (DA) Family

---

TABLE 44-26: MPLL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: $V_{DDIO} = 2.2V$ to $3.6V$ , $V_{DDCORE} = 1.7V$ to $1.9V$ (unless otherwise stated) Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial				
Param. No.	Symbol	Characteristic <sup>(1)</sup>	Min.	Typ.	Max.	Units	Conditions
MP10	MFIN	MPLL Input Frequency	8	—	64	MHz	—
MP11	MFVCO	MPLL Vco Frequency Range	400	—	1600	MHz	—
MP12	MFMPPLL	MPLL Output Frequency	8	—	400	MHz	—
MP13	MLOCK	MPLL Start-up Time (Lock Time)	—	—	$1500 \times 1/MFIN$	$\mu s$	—
MP14	MPJ	MPLL Period Jitter	—	—	0.015	%	—
MP15	MCJ	MPLL Cycle Jitter	—	—	0.02	%	—
MP16	MLTJ	MPLL Long-term Jitter	—	—	0.5	%	—

Note 1: These parameters are characterized, but not test in manufacturing.

# PIC32MZ Graphics (DA) Family

---

## Revision F (January 2018)

This revision includes the following major changes, which are referenced by their respective chapter in Table A-5.

In addition, minor updates to text and formatting were incorporated throughout the document.

**TABLE A-5: MAJOR SECTION UPDATES**

Section Name	Update Description
<b>1.0 “Device Overview”</b>	The PIC32MZ DA Family Block Diagram was updated (see Figure 1-1). The 176-pin LQFP pin number for SDA3 in the I <sub>1</sub> C1 through I <sub>2</sub> C5 Pinout I/O Descriptions was updated (see Table 1-10). The 169-pin LFBGA pin numbers for EBIOE and EBIWE in the EBI Pinout I/O Descriptions were updated (see Table 1-13).
<b>2.0 “Guidelines for Getting Started with 32-bit Microcontrollers”</b>	The following sections were added: <ul style="list-style-type: none"><li>• <b>2.7.1 “Crystal Oscillator Design Consideration”</b></li><li>• <b>2.9 “Considerations When Interfacing to Remotely Powered Circuits”</b></li></ul>
<b>4.0 “Memory Organization”</b>	The PIC32MZ DA Family Memory Map was updated (see Figure 4-1).
<b>10.0 “Direct Memory Access (DMA) Controller”</b>	CRCTYP bit number references in the DMA CRC Control Register were updated (see Register 10-4, Register 10-5, and Register 10-6).
<b>36.0 “Graphics LCD (GLCD) Controller”</b>	The key features for the module were updated.
<b>37.0 “2-D Graphics Processing Unit (GPU)”</b>	The key features for the module were updated. The GPURESET bit reference in <b>Note 2</b> was updated.
<b>38.0 “DDR2 SDRAM Controller”</b>	The definition when SCLLBPASS is set to ‘0’ was updated and the SCLPHCAL bit was added (see Register 38-24). The following registers were added: <ul style="list-style-type: none"><li>• <b>Register 38-31: “DDRPHYCLKDLY: DDR Clock Delta Delay Register”</b></li><li>• <b>Register 38-32: “DRRADLLBYP: DDR ANALOG DLL BYPASS Register”</b></li><li>• <b>Register 38-33: “DRRSCLCFG2: DDR SCL Configuration Register 2”</b></li><li>• <b>Register 38-34: “DRRPHYSCLADR: DDR PHY SCL Address Register”</b></li></ul>
<b>41.0 “Special Features”</b>	The Device Configuration Word 0 registers, DEVCFG0/ADEVCFG0, was extensively updated (see Register 41-3). The bit value definitions for the FCKSM<1:0> bits and the POSCMOD<1:0> bits in the Device Configuration Word 1 registers, DEVCFG1/ADEVCFG1, were updated (see Register 41-4).
<b>44.0 “Electrical Characteristics”</b>	Parameter DO50 (Cosco) was removed from the Capacitive Loading Requirements on Output Pins (see Table 44-22).