

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

シメテリ

Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, IrDA, LINbus, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, HLVD, I ² S, POR, PWM, WDT
Number of I/O	120
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	•
RAM Size	640K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 45x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	288-LFBGA
Supplier Device Package	288-LFBGA (15x15)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2064dab288-i-4j

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-4: OC1 THROUGH OC9 PINOUT I/O DESCRIPTIONS

Din	F	Pin Numbe	r	Din	Buffor	
Name	169-pin LFBGA	176-pin LQFP	288-pin LFBGA	Туре	Туре	Description
					Output C	Compare
OC1	PPS	PPS	PPS	0		Output Compare Outputs 1-9
OC2	PPS	PPS	PPS	0		
OC3	PPS	PPS	PPS	0		
OC4	PPS	PPS	PPS	0		
OC5	PPS	PPS	PPS	0		
OC6	PPS	PPS	PPS	0		
OC7	PPS	PPS	PPS	0		
OC8	PPS	PPS	PPS	0		
OC9	PPS	PPS	PPS	0		
OCFA	PPS	PPS	PPS	I	ST	Output Compare Fault A Input
OCFB	PPS	PPS	PPS	I	ST	Output Compare Fault B Input
Legend:	CMOS = ST = Sch TTL = Tra	CMOS-com mitt Trigger Insistor-trar	npatible inp input with nsistor Logi	ut or output CMOS leve c input buffe	ls er	Analog = Analog inputP = PowerO = OutputI = InputPPS = Peripheral Pin Select

TABLE 1-5: EXTERNAL INTERRUPTS PINOUT I/O DESCRIPTIONS

Din	F	Pin Numbe	r	Din	Buffor					
Name	169-pin LFBGA	176-pin LQFP	288-pin LFBGA	Туре	Туре	Description				
					External	Interrupts				
INT0	C3	42	A6	I	ST	External Interrupt 0				
INT1	PPS	PPS	PPS	I	ST	External Interrupt 1				
INT2	PPS	PPS	PPS	I	ST	External Interrupt 2				
INT3	PPS	PPS	PPS	I	ST	External Interrupt 3				
INT4	PPS	PPS	PPS	I	ST	External Interrupt 4				
Legend:	CMOS =	CMOS-cor	npatible inp	ut or outpu	t	Analog = Analog input	P = Power			

d: CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels

TTL = Transistor-transistor Logic input buffer

Analog = Analog input O = Output PPS = Peripheral Pin Select

I = Input

		Pin Numbe	•	Dim	Duffer	
Pin Name	169-pin LFBGA	176-pin LQFP	288-pin LFBGA	Туре	Туре	Description
				G	LCD Contro	oller
GCLK	G11	148	L17	0	—	Graphics Display Pixel Clock
HSYNC	F12	149	L18	0	—	Graphics Display Horizontal Sync Pulse
VSYNC	F13	150	K18	0	—	Graphics Display Vertical Sync Pulse
GEN	G13	147	L16	0	—	Graphics Display Enable Output
GD0	G12	144	M16	0	—	Graphics Controller Data Output
GD1	L11	127	V17	0	—	
GD2	H1	76	U6	0	—	
GD3	N2	96	V9	0	—	
GD4	M2	95	Т8	0	—	
GD5	K3	90	U7	0	—	
GD6	L1	91	V7	0	—	
GD7	J1	80	U5	0	—	
GD8	G10	143	N18	0	—	
GD9	F9	145	M17	0	—	
GD10	G2	74	R6	0	—	
GD11	G3	75	T6	0	—	
GD12	L13	134	R16	0	—	
GD13	H10	133	P15	0	—	
GD14	J10	132	R15	0	—	
GD15	M13	131	T18	0	—	
GD16	K2	89	T7	0	—	
GD17	L3	97	U9	0	—	
GD18	F8	146	M18	0	—	
GD19	M12	130	T17	0	—	
GD20	E8	151	K17	0	—	
GD21	L2	92	V8	0	—	
GD22	J2	81	N4	0	—	
GD23	K12	137	P16	0	—	
Legend:	CMOS = C	MOS-comp	atible input o	or output	Ana	log = Analog input P = Power

TABLE 1-21: GRAPHICS LCD (GLCD) CONTROLLER PINOUT I/O DESCRIPTIONS

: CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer Analog = Analog input O = Output PPS = Peripheral Pin Select P = Power

2.3 Master Clear (MCLR) Pin

The $\overline{\text{MCLR}}$ pin provides for two specific device functions:

- Device Reset
- Device programming and debugging

Pulling The $\overline{\text{MCLR}}$ pin low generates a device Reset. Figure 2-2 illustrates a typical $\overline{\text{MCLR}}$ circuit. During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the $\overline{\text{MCLR}}$ pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as illustrated in Figure 2-2, it is recommended that the capacitor C be isolated from the MCLR pin during programming and debugging operations.

Place the components illustrated in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.

FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



- - 2: The capacitor can be sized to prevent unintentional Resets from brief glitches or to extend the device Reset period during POR.
 - 3: No pull-ups or bypass capacitors are allowed on active debug/program PGECx/PGEDx pins.

2.4 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] ICD 3 or MPLAB REAL ICE[™].

For additional information on ICD 3 and REAL ICE connection requirements, refer to the following documents that are available for download from the Microchip web site, www.microchip.com:

- "Using MPLAB[®] ICD 3" (poster) (DS50001765)
- "MPLAB[®] ICD 3 Design Advisory" (DS50001764)
- "MPLAB[®] REAL ICE[™] In-Circuit Debugger User's Guide" (DS50001616)
- "Using MPLAB[®] REAL ICE™ Emulator" (poster) (DS50001749)

2.5 JTAG

The TMS, TDO, TDI and TCK pins are used for testing and debugging according to the Joint Test Action Group (JTAG) standard. It is recommended to keep the trace length between the JTAG connector and the JTAG pins on the device as short as possible. If the JTAG connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the TMS, TDO, TDI and TCK pins are not recommended as they will interfere with the programmer or debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

TABLE 4-15: SYSTEM BUS TARGET PROTECTION GROUP 5 REGISTER MAP (CONTINUED)

ess										Bi	ts		-						
Virtual Addr (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0440	SPTEREC?	31:16								BASE	<21:6>								xxxx
94A0	SBISKEGS	15:0		BASE<5:0> PRI — SIZE<4:0> — —								—	xxxx						
0400		31:16		—	-	—	—	—	—	—		—	—		—	—	—	—	xxxx
9460	SBISKDS	15:0	_	_	—	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
0400		31:16	_	_	—	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
9400	2012MK3	15:0	_	_	—	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
0400		31:16								BASE	<21:6>								xxxx
9400	SBISREG4	15:0			BASE	<5:0>			PRI	_			SIZE<4:0>			_	_	_	xxxx
0400	ODTEDD4	31:16	_	_	—	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
94D0	SBI SRD4	15:0	_	_	—	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
0400		31:16	—	—	—	_	_	_	_	_	—	_	_	—	—	_	_	_	xxxx
94D8	3013WR4	15:0	—	_	—		_	_		_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx

PIC32MZ Graphics (DA) Family

Legend:

nd: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note: For reset values listed as 'xxxx', please refer to Table 4-8 for the actual reset values.

TABLE 7-3: INTERRUPT REGISTER MAP (CONTINUED)

ess)	•	e									Bits								s
Virtual Addr (BF81_#	Register Name ⁽¹⁾	Bit Rang	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
0270		31:16				A	DCD20IP<2:	0>	ADCD2	0IS<1:0>	—		_	A	DCD19IP<2	:0>	ADCD1	9IS<1:0>	0000
0270	IFC19	15:0	_	_	_	A	DCD18IP<2:	0>	ADCD1	8IS<1:0>	—	_	—	A	DCD17IP<2	:0>	ADCD1	7IS<1:0>	0000
0280	IPC20	31:16		—	_	A	DCD24IP<2:	0>	ADCD2	4IS<1:0>	—	—	—	A	DCD23IP<2	:0>	> ADCD23		0000
0200	11 020	15:0	_	—	_	AD	DCD22IP<2:	0>	ADCD2	2IS<1:0>	_	—	_	A	DCD21IP<2	:0>	ADCD2	1IS<1:0>	0000
0290	IPC21	31:16	—	—	_	AD	ADCD28IP<2:0> ADCE		ADCD2	8IS<1:0>	—	_	_	A	ADCD27IP<2:0>		ADCD2	7IS<1:0>	0000
0200	11 021	15:0	—	—	—	A	DCD26IP<2:	0>	ADCD2	6IS<1:0>	—	—	—	A	DCD25IP<2	:0>	ADCD2	5IS<1:0>	0000
0240	IPC22	31:16	—	—	—	A	DCD32IP<2:	0>	ADCD3	2IS<1:0>	—	—		A	DCD31IP<2	:0>	ADCD3	1IS<1:0>	0000
02/10	II OLL	15:0	—	—	—	A	DCD30IP<2:	0>	ADCD3	0IS<1:0>	—	—	—	A	DCD29IP<2	:0>	ADCD2	9IS<1:0>	0000
02B0	IPC23	31:16	—	—	_	A	DCD36IP<2:	0>	ADCD3	6IS<1:0>	—	—		A	DCD35IP<2	:0>	ADCD3	5IS<1:0>	0000
		15:0	-		_	A	DCD34IP<2:	0>	ADCD3	4IS<1:0>	—	—		A	DCD33IP<2	:0>	ADCD3	3IS<1:0>	0000
02C0	IPC24	31:16		_	_	A	DCD40IP<2:	0>	ADCD4	0IS<1:0>	—	—		A	DCD39IP<2	:0>	ADCD3	9IS<1:0>	0000
		15:0	_	_	_	A	DCD38IP<2:	0>	ADCD3	8IS<1:0>	—	_		A	DCD37IP<2	:0>	ADCD3	7IS<1:0>	0000
02D0	IPC25	31:16	_	—	—	U	SBSRIP<2:)>	USBSF	RIS<1:0>	_	_		A	DCD43IP<2	:0>	ADCD4	3IS<1:0>	0000
		15:0	_	—	—	AD	DCD42IP<2:	0>	ADCD4	2IS<1:0>	—	—		A	DCD41IP<2	:0>	ADCD4	1IS<1:0>	0000
02E0	IPC26	31:16	_	—	_	C	RPTIP<2:0>	IP<2:0>(2) CRF		5<1:()>(2)	_			SBIP<2:0>		SBIS	<1:0>	0000	
		15:0	_	—	_	C	CFDCIP<2:0>		CFDC	IS<1:0>	_	_				CPCIP<2:0>		S<1:0>	0000
02F0	IPC27	31:16	_	—	_	S	PI1TXIP<2:0)>	SPI1TX	(IS<1:0>	_	_		5	SPI1RXIP<2:0>		SPI1R>	(IS<1:0>	0000
		15:0		_	_	5	SPI1EIP<2:0	>	SPI1E	IS<1:0>		—			<u> </u>	_	—		0000
0300	IPC28	31:16			_	L.	2C1BIP<2:0	>	I2C1B	IS<1:0>	_	-			U11XIP<2:0	>	UTIX	S<1:0>	0000
		15:0		_	_	l	J1RXIP<2:0	>	U1RX	S<1:0>		—			U1EIP<2:0	`	U1ER	5<1:0>	0000
0310	IPC29	31:16					CNBIP<2:0>	>	CNBI	5<1:0>		-	-	CNAIP<2:0>		CNAL	5<1:0>	0000	
		15:0			_	lž	2C1MIP<2:0	>	I2C1M	15<1:0>	_				12C1SIP<2:0	>	12015	S<1:0>	0000
0320	IPC30	31:16			_		CNFIP<2:0>	•	CNFR	5<1:0>	_				CNEIP<2:0	>	CNER	5<1:0>	0000
		15:0	_		_		CNDIP<2:0	>	CNDI	5<1:0>					CNCIP<2:0	>	CNC	5<1:0>	0000
0330	IPC31	31:16	_		_		CNKIP<2:0>	>	CNKI	5<1:0>					CNJIP<2:0	>	CNJR	5<1:0>	0000
		15:0	_		_		CNHIP<2:0	>	CNHI	5<1:0>					CNGIP<2:0	>	CNG	5<1:0>	0000
0340	IPC32	31:10			_			>		15<1:0>						>		5<1:0>	0000
		15:0				F		>	PIMPE	15<1:0>		_				>		S<1:0>	0000
0350	IPC33	31:10						>		NS<1:0>		_				>	DIVIAU	5<1:0>	0000
		15:0				08		.0>	USBDIVI	AIS<1:0>		_				>	DMAA	S<1:0>	0000
0360	IPC34	31:10						>	DMAS	15<1:0>		_				>	DIVIA4	S<1:0>	0000
\vdash		10:0		_		DMA3IP<2:0> DMA3IS<1:0> — Image: Marco and				~ >		S<1.U>	0000						
0370	IPC35	15.0				5	SPI2RXIP<2:0> SPI2RXIS<1:0> — _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <td></td> <td colspan="3">SPI2EIP<2:0></td> <td>DMAG</td> <td>S<1.02</td> <td>0000</td>			SPI2EIP<2:0>			DMAG	S<1.02	0000				
\vdash		10.0				DMA7IP<2:0>			S<1.0>				DMA6IP<2:0>			S-1.02	0000		
0380	IPC36	15.0				U2TXIP<2:0>			2~1.0~				U2RXIP<2:0>			CDIOT V	US-1.0-	0000	
\vdash		10.0					VZEIPNZ:02		CANI	S<1.0>					0C2MID-20	0- 15	371217	IG~1.02	0000
0390	IPC37	15.0					202010-2:0	<u></u>	LANT	IS-1.0-)~ >	120210	S-1.0-	0000
		15:0				L D	202318<2:0	/	1202S	1351:02			_		1202812<2:0	-	12C2B	S<1:0>	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

2: This bit is only available on devices with a Crypto module.

TABLE 7-3: INTERRUPT REGISTER MAP (CONTINUED)

Solution	ess		c)									Bits								s
0630 0F060 31:16 - <t< th=""><th>Virtual Addr (BF81_#)</th><th>Register Name⁽¹⁾</th><th>Bit Range</th><th>31/15</th><th>30/14</th><th>29/13</th><th>28/12</th><th>27/11</th><th>26/10</th><th>25/9</th><th>24/8</th><th>23/7</th><th>22/6</th><th>21/5</th><th>20/4</th><th>19/3</th><th>18/2</th><th>17/1</th><th>16/0</th><th>All Reset</th></t<>	Virtual Addr (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
1500 VOFF45:1> 0633 0FF06 31:16 - - - - - - - - - - - - VOFF45:1> 0633 0FF06 31:16 - <t< td=""><td>0630</td><td>OFF060</td><td>31:16</td><td>_</td><td>—</td><td>-</td><td>_</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>-</td><td>—</td><td>_</td><td>_</td><td>—</td><td>VOFF<</td><td>17:16></td><td>0000</td></t<>	0630	OFF060	31:16	_	—	-	_	—	—	—	—	—	-	—	_	_	—	VOFF<	17:16>	0000
0634 0F061 31.16 - <t< td=""><td>0000</td><td>011000</td><td>15:0</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>VOFF<1</td><td>5:1></td><td></td><td></td><td></td><td></td><td></td><td></td><td>_</td><td>0000</td></t<>	0000	011000	15:0								VOFF<1	5:1>							_	0000
150 00Fe102 31:16 - <	0634	OFF061	31:16	_	_	—	—	—	—	—	—	_	—	—		—	—	VOFF<	17:16>	0000
0638 0F602 31.16 - - - - - - - - 0 - 000000000000000000000000000000000000			15:0								VOFF<1	5:1>						VOFF	-	0000
13:0 VOPENS IP 0630 OFF603 31:16 - <td>0638</td> <td>OFF062</td> <td>31:16</td> <td>—</td> <td>—</td> <td>—</td> <td></td> <td>—</td> <td>—</td> <td>—</td> <td></td> <td>— E:1></td> <td>—</td> <td>—</td> <td></td> <td></td> <td>—</td> <td>VOFF<</td> <td>17:16></td> <td>0000</td>	0638	OFF062	31:16	—	—	—		—	—	—		— E:1>	—	—			—	VOFF<	17:16>	0000
063C 0FF063 15.0 0FF064 15.0 0FF07			31.16	_	_	_		_	_	_		5.12	_	_		_	_	VOFE	17:16>	0000
0640 0FF664 31:16 - - - - - - - - - VOFF17: 0644 0FF665 31:16 - <t< td=""><td>063C</td><td>OFF063</td><td>15.0</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>VOFE<1</td><td>5.1></td><td></td><td></td><td></td><td></td><td></td><td>10113</td><td></td><td>0000</td></t<>	063C	OFF063	15.0								VOFE<1	5.1>						10113		0000
0640 0FF064 15.0 VOFF<15:1> VOFF<15:1> 0644 0FF065 31:16 -			31:16	_	_	_		_	_	_	_	_	_	_			_	VOFF<	17:16>	0000
0644 0Fr065 31:16	0640	OFF064	15:0								VOFF<1	5:1>							_	0000
1044 OFF06 15.0 VOFF VOFF State VOFF	0644		31:16	_	_	_	—	_	—	_	—	—	_	_	_	—	—	VOFF<	17:16>	0000
0648 0FF06 31:16 -	0044	06600	15:0								VOFF<1	5:1>							_	0000
01000 01000 01000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 0000000 0000000 000000000 0000000 00000000000 </td <td>0648</td> <td>OFF066</td> <td>31:16</td> <td>_</td> <td>—</td> <td>—</td> <td>_</td> <td>_</td> <td>—</td> <td>_</td> <td></td> <td></td> <td>_</td> <td>_</td> <td>—</td> <td>_</td> <td>_</td> <td>VOFF<</td> <td>17:16></td> <td>0000</td>	0648	OFF066	31:16	_	—	—	_	_	—	_			_	_	—	_	_	VOFF<	17:16>	0000
064C 0FF06 31:16 -	00.0	0	15:0								VOFF<1	5:1>		1				I	—	0000
15:0 VOFF<15:1> VOFF<15:1> 0650 OFF068 31:16 - - - - - - - VOFF<15:1> 0654 OFF069 31:16 - - - - - - - - VOFF<15:1> 0658 OFF070 31:16 - - - - - - - - - VOFF<15:1> 0656 OFF070 31:16 - - - - - - - - - - VOFF<17:1	064C	OFF067	31:16	_	_	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<	17:16>	0000
0650 0F608 31:16 - <t< td=""><td></td><td></td><td>15:0</td><td></td><td>1</td><td></td><td></td><td></td><td>1</td><td></td><td>VOFF<1</td><td>5:1></td><td></td><td></td><td></td><td></td><td></td><td>VOFF</td><td></td><td>0000</td></t<>			15:0		1				1		VOFF<1	5:1>						VOFF		0000
13.0 0F700 10.0 0F700 10.0 0F700 10.0 00F715:1> 00F715:1> 00F715:1> 00F715:1> 00F715:1> 00F710 00F710 <td>0650</td> <td>OFF068</td> <td>31:16</td> <td>_</td> <td>_</td> <td>—</td> <td>_</td> <td>_</td> <td>—</td> <td>_</td> <td></td> <td></td> <td>—</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>VOFF<</td> <td>17:16></td> <td>0000</td>	0650	OFF068	31:16	_	_	—	_	_	—	_			—	_	_	_	_	VOFF<	17:16>	0000
0654 0FF069 31.16			15:0								VUFF	o:⊺> 						VOEE	17:16>	0000
1000 10000 1	0654	OFF069	15.0		_						VOFF<1	5:1>	_	_				VOITS		0000
0658 OFF070 15.0 VOFF			31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
OBSC OFF01 31:16 - </td <td>0658</td> <td>OFF070</td> <td>15:0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>VOFF<1</td> <td>5:1></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>_</td> <td>0000</td>	0658	OFF070	15:0								VOFF<1	5:1>							_	0000
Uesc OFF071 15:0 VOFF VOFF <td></td> <td>0</td> <td>31:16</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>—</td> <td>_</td> <td></td> <td>—</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td></td> <td>VOFF<</td> <td>17:16></td> <td>0000</td>		0	31:16	_	_	_	_	_	—	_		—	_	_	_	_		VOFF<	17:16>	0000
Offor 31:16 - - - - - - - - VOFF<17:************************************	0650	OFF071	15:0		•				•		VOFF<1	5:1>	•	•					_	0000
0000 011012 15:0 VOFF	0860		31:16	—				_	—	_	—	_	—	—			_	VOFF<	17:16>	0000
0664 OFF073 31:16 - - - - - - VOFF<17:' 0668 OFF074 31:16 - - - - - - - - VOFF<17:'	0000	011072	15:0		-				-		VOFF<1	5:1>	-	-					_	0000
Initial Initial VOFF<15:1> 0668 OFF074 31:16 - - - - VOFF<17:10	0664	OFF073	31:16	_	—	-	—		—	_		—	—	—	—	—		VOFF<	17:16>	0000
0668 OFF074 31:16			15:0								VOFF<1	5:1>						1/055	-	0000
Office Office <td>0668</td> <td>OFF074</td> <td>31:16</td> <td>—</td> <td>—</td> <td>—</td> <td></td> <td>—</td> <td>—</td> <td>—</td> <td></td> <td>—</td> <td>—</td> <td>—</td> <td></td> <td></td> <td>—</td> <td>VOFF<</td> <td>17:16></td> <td>0000</td>	0668	OFF074	31:16	—	—	—		—	—	—		—	—	—			—	VOFF<	17:16>	0000
066C OFF075 51.16			15:0								VOFF<1	5:12						VOEE	17:16>	0000
	066C	OFF075	15.0	_		_	_	_	_	_	VOFE<1	5.1>	_	_	_	_	_	VOFF<	17.10-	0000
			31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0670 OFF076 15:0 VOFF<15:1>	0670	OFF076	15:0								VOFF<1	5:1>							_	0000
071 0FF97 31:16 VOFF<17:	0074	055077	31:16	_	—	—	_	_	—	—	_	_	_	_	_	_	_	VOFF<	17:16>	0000
VOFF<15:1>	0674	UFF0/7	15:0								VOFF<1	5:1>							_	0000
0678 OFF078 31:16 VOFF<17:	0678		31:16			_	_		_	_								VOFF<	17:16>	0000
VOFF<15:1>	0070	011070	15:0								VOFF<1	5:1>							_	0000

All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information. Note 1:

This bit is only available on devices with a Crypto module. 2:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		—	—	—	—	—	—	—
22.16	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
23.10				CHAIRQ	<7:0>(1)			
15.0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
10.0				CHSIRQ	<7:0> ⁽¹⁾			
7:0	S-0	S-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
7.0	CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_		

REGISTER 10-8: DCHxECON: DMA CHANNEL x EVENT CONTROL REGISTER

Legend:	S = Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

- bit 23-16 CHAIRQ<7:0>: Channel Transfer Abort IRQ bits⁽¹⁾
 - 11111111 = Interrupt 255 will abort any transfers in progress and set CHAIF flag
- .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 - - 00000001 = Interrupt 1 will initiate a DMA transfer 00000000 = Interrupt 0 will initiate a DMA transfer
- bit 7 CFORCE: DMA Forced Transfer bit
 - 1 = A DMA transfer is forced to begin when this bit is written to a '1'
 - 0 = This bit always reads '0'
- bit 6 CABORT: DMA Abort Transfer bit
 - 1 = A DMA transfer is aborted when this bit is written to a '1'
 - 0 = This bit always reads '0'

bit 5 **PATEN:** Channel Pattern Match Abort Enable bit

- 1 = Abort transfer and clear CHEN on pattern match
- 0 = Pattern match is disabled
- bit 4 SIRQEN: Channel Start IRQ Enable bit
 - 1 = Start channel cell transfer if an interrupt matching CHSIRQ occurs
 - 0 = Interrupt number CHSIRQ is ignored and does not start a transfer
- bit 3 AIRQEN: Channel Abort IRQ Enable bit
 - 1 = Channel transfer is aborted if an interrupt matching CHAIRQ occurs
 - 0 = Interrupt number CHAIRQ is ignored and does not terminate a transfer
- bit 2-0 Unimplemented: Read as '0'
- Note 1: See Table 7-2: "Interrupt IRQ, Vector and Bit Location" for the list of available interrupt IRQ sources.

NOTES:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	R-0, HS, HC	R-0, HS, HC	R/W-1, HS
31:24	—	—	—	—	—	USBIF	USBRF	USBWKUP
00.10	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	—	—	—	—	—	—	—	—
	r-1	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
15:8	_	—	—	—	—	—	USB IDOVEN	USB IDVAL
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	PHYIDEN	VBUS MONEN	ASVAL MONEN	BSVAL MONEN	SEND MONEN	USBIE	USBRIE	USB WKUPEN

REGISTER 11-30: USBCRCON: USB CLOCK/RESET CONTROL REGISTER

Legend:

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-27 Unimplemented: Read as '0'

- bit 26 USBIF: USB General Interrupt Flag bit
 - 1 = An event on the USB Bus has occurred
 - 0 = No interrupt from USB module or interrupts have not been enabled

bit 25 **USBRF:** USB Resume Flag bit

- 1 = Resume from Suspend state. Device wake-up activity can be started.
- 0 = No Resume activity detected during Suspend, or not in Suspend state

bit 24 USBWKUP: USB Activity Status bit

- 1 = Connect, disconnect, or other activity on USB detected since last cleared
- 0 = No activity detected on USB
 - **Note:** This bit should be cleared just prior to entering sleep, but it should be checked that no activity has already occurred on USB before actually entering sleep.
- bit 23-16 Unimplemented: Read as '0'
- bit 15 Reserved: Read as '1'
- bit 14-10 Unimplemented: Read as '0'
- bit 9 USBIDOVEN: USB ID Override Enable bit
 - 1 = Enable use of USBIDVAL bit
 - 0 = Disable use of USBIDVAL and instead use the PHY value
- bit 8 USBIDVAL: USB ID Value bit
 - 1 = ID override value is 1
 - 0 = ID override value is 0
- bit 7 **PHYIDEN:** PHY ID Monitoring Enable bit
 - 1 = Enable monitoring of the ID bit from the USB PHY
 - 0 = Disable monitoring of the ID bit from the USB PHY
- bit 6 **VBUSMONEN:** VBUS Monitoring for OTG Enable bit
 - 1 = Enable monitoring for VBUS in VBUS Valid range (between 4.4V and 4.75V)
 - 0 = Disable monitoring for VBUS in VBUS Valid range
- bit 5 **ASVALMONEN:** A-Device VBUS Monitoring for OTG Enable bit
 - 1 = Enable monitoring for VBUS in Session Valid range for A-device (between 0.8V and 2.0V)
 - 0 = Disable monitoring for VBUS in Session Valid range for A-device

bit 4 BSVALMONEN: B-Device VBUS Monitoring for OTG Enable bit

- 1 = Enable monitoring for VBUS in Session Valid range for B-device (between 0.8V and 4.0V)
- 0 = Disable monitoring for VBUS in Session Valid range for B-device

REGISTER 14-1: TxCON: TYPE B TIMER CONTROL REGISTER ('x' = 2-9) (CONTINUED)

- bit 2 Unimplemented: Read as '0'
- bit 1 TCS: Timer Clock Source Select bit⁽¹⁾
 - 1 = External clock from TxCK pin
 - 0 = Internal peripheral clock
- bit 0 Unimplemented: Read as '0'
- **Note 1:** While operating in 32-bit mode, this bit has no effect for odd numbered timers (Timer1, Timer3, Timer5, Timer7, and Timer9). All timer functions are set through the even numbered timers.
 - 2: While operating in 32-bit mode, this bit must be cleared on odd numbered timers to enable the 32-bit timer in Idle mode.
 - 3: This bit is available only on even numbered timers (Timer2, Timer4, Timer6, and Timer8).

19.0 DEEP SLEEP WATCHDOG TIMER (DSWDT)

Note: This data sheet summarizes the features of the PIC32MZ Graphics (DA) Family family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog, Deadman, and Power-up Timers" (DS60001114), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32). The Deep Sleep Watchdog Timer (DSWDT) is a dedicated Watchdog Timer for Deep Sleep mode operations of the device. The DSWDT is very useful in Battery-powered applications and in Low-Power modes of operations.

The primary function of the DSWDT is to automatically exit Deep Sleep mode after a prescribed amount of time has elapsed.

The DSWDT is controlled through the DEVCFG2 Configuration register at boot time (one-time programmable per POR). When enabled through the DSWDTEN bit in DEVCFG2, the DSWDT operates either from the internal Low-Power RC (LPRC) clock or from the Secondary Oscillator (Sosc). The clock selection for the DSWDT is done through the DSWDTOSC bit in the DEVCFG2 register.

FIGURE 19-1: DEEP SLEEP WATCHDOG TIMER BLOCK DIAGRAM



Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	-	—	—	—	—	—	—	—
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
23:10		MONT	H10<3:0>			MONTH	01<3:0>	
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
15:8		DAY	10<1:0>			DAY01	1<3:0>	
7.0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
7:0		—	_			WDAYC)1<3:0>	

REGISTER 20-6: ALRMDATE: ALARM DATE VALUE REGISTER

Legend:

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

bit 23-20 MONTH10<3:0>: Binary Coded Decimal value of months bits, 10 digits; contains a value from 0 to 1

bit 19-16 MONTH01<3:0>: Binary Coded Decimal value of months bits, 1 digit; contains a value from 0 to 9

bit 15-12 DAY10<3:0>: Binary Coded Decimal value of days bits, 10 digits; contains a value from 0 to 3

bit 11-8 DAY01<3:0>: Binary Coded Decimal value of days bits, 1 digit; contains a value from 0 to 9

bit 7-4 Unimplemented: Read as '0'

bit 3-0 WDAY01<3:0>: Binary Coded Decimal value of weekdays bits, 1 digit; contains a value from 0 to 6

PIC32MZ Graphics (DA) Family





REGISTER 26-3: EBISMTx: EXTERNAL BUS INTERFACE STATIC MEMORY TIMING REGISTER ('x' = 0-2)

	(-							
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
31:24	—	—	—	—	—	RDYMODE	PAGESI	ZE<1:0>
22.16	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0
23.10	PAGEMODE		TPRC<	<3:0>(1)	TBTA<2:0> ⁽¹⁾			
15.0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1
15.0	TWP<5:0> ⁽¹⁾						TWR<	1:0> ⁽¹⁾
7.0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0
7:0	TAS<1:0> ⁽¹⁾ TR			TRC<	5:0> ⁽¹⁾			

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-27 Unimplemented: Read as '0'

bit 26	RDYMODE: Data Ready Device Select bit
	The device associated with register set 'x' is a data-ready device, and will use the EBIRDYx pin.
	1 = EBIRDYx input is used
	0 = EBIRDYx input is not used
bit 25-24	PAGESIZE<1:0>: Page Size for Page Mode Device bits
	11 = 32-word page
	10 = 16-word page
	01 = 8-word page
	00 = 4-word page
bit 23	PAGEMODE: Memory Device Page Mode Support bit
	1 = Device supports Page mode
	0 = Device does not support Page mode

- bit 22-19 **TPRC<3:0>:** Page Mode Read Cycle Time bits⁽¹⁾
 - Read cycle time is TPRC + 1 clock cycle.
- bit 18-16 **TBTA<2:0>:** Data Bus Turnaround Time bits⁽¹⁾ Clock cycles (0-7) for static memory between read-to-write, write-to-read, and read-to-read when Chip Select changes.
- bit 15-10 **TWP<5:0>:** Write Pulse Width bits⁽¹⁾
 - Write pulse width is TWP + 1 clock cycle.
- bit 9-8 **TWR<1:0>:** Write Address/Data Hold Time bits⁽¹⁾ Number of clock cycles to hold address or data on the bus.
- bit 7-6 **TAS<1:0>:** Write Address Setup Time bits⁽¹⁾ Clock cycles for address setup time. A value of '0' is only valid in the case of SSRAM. bit 5-0 **TRC<5:0>:** Read Cycle Time bits⁽¹⁾
- bit 5-0 **TRC<5:0>:** Read Cycle Time bits⁽¹⁾ Read cycle time is TRC + 1 clock cycle.
- Note 1: Refer to Section 47. "External Bus Interface (EBI)" in the "PIC32 Family Reference Manual" for the EBI timing diagrams and additional information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	-	—
22:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10	RXFWM<7:0>							
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
10.0	_	_	_	_	_	_		_
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	RXEWM<7:0>							

REGISTER 31-12: ETHRXWM: ETHERNET CONTROLLER RECEIVE WATERMARKS REGISTER

Legend:

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 31-24 Unimplemented: Read as '0'
- bit 23-16 **RXFWM<7:0>:** Receive Full Watermark bits

The software controlled RX Buffer Full Watermark Pointer is compared against the RX BUFCNT to determine the full watermark condition for the FWMARK interrupt and for enabling Flow Control when automatic Flow Control is enabled. The Full Watermark Pointer should always be greater than the Empty Watermark Pointer.

- bit 15-8 Unimplemented: Read as '0'
- bit 7-0 **RXEWM<7:0>:** Receive Empty Watermark bits

The software controlled RX Buffer Empty Watermark Pointer is compared against the RX BUFCNT to determine the empty watermark condition for the EWMARK interrupt and for disabling Flow Control when automatic Flow Control is enabled. The Empty Watermark Pointer should always be less than the Full Watermark Pointer.

Note: This register is only used for RX operations.

REGISTER 31-19: ETHMCOLFRM: ETHERNET CONTROLLER MULTIPLE COLLISION FRAMES STATISTICS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	_	—	—	—	_	_
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	—		—	—	_		_
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
10.0		MCOLFRMCNT<15:8>						
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	MCOLFRMCNT<7:0>							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 **MCOLFRMCNT<15:0>:** Multiple Collision Frame Count bits Increment count for frames that were successfully transmitted after there was more than one collision.

Note 1: This register is only used for TX operations.

- 2: This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.
 - **3:** It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should only be done for debug/test purposes.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BCOUNT<15:8> ⁽¹⁾								
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	BCOUNT<7:0> ⁽¹⁾							
45.0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
15:8	— — — — — BSIZE<9:8> ⁽²⁾					<9:8> (2)		
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	BSIZE<7:0> ⁽²⁾							

REGISTER 39-1: SDHCBLKCON: SDHC BLOCK CONTROL REGISTER

Legend:

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 BCOUNT<31:0>: Blocks Count for Current Transfer bits⁽¹⁾

These bits represent the number of blocks. The software sets this value between 1 and 65,535 blocks and the SDHC decrements the count after each block transfer and stops when the count reaches zero. 0xFFFF = 65,535 blocks 0x0002 = 2 blocks 0x0001 = 1 block 0x0000 = Stop count Blocks Count for Current Transfer bits

- bit 15-10 **Unimplemented:** Read as '0'
- bit 9-0 BSIZE<9:0>: Transfer Block Size bits⁽²⁾

These bits specify the block size of the data transfer for CMD17, CMD18, CMD24, CMD25, and CMD53. 0x200 = 512 bytes 0x1FF = 511 bytes • •

0x002 = 2 bytes 0x001 = 1 byte 0x000 = No data transfer

- Note 1: These bits are only used when the BCEN bit (SDHCMODE<1>) is set to '1' and is valid only for multiple block transfers. The BCOUNT<15:0> bits need not be set if the BSIZE bit (SDHCMODE<5>) is set to '0'.
 - 2: These bits can only be accessed when no transactions are in progress. Read operations during transfers will return an invalid value and write operations to these bits will be ignored.

NOTES:







Revision E (May 2017)

This revision includes the following major changes, which are referenced by their respective chapter in Table A-4.

In addition, minor updates to text and formatting were incorporated throughout the document.

TABLE A-4: I	MAJOR SECTION	I UPDATES
--------------	---------------	-----------

Section Name	Update Description
32-bit Graphics Applications MCUs (up to 2 MB Live Update Flash, 640 KB SRAM, and 32 MB DDR2 SDRAM) with XLP Technology	Updated the value of pin 168 from "CVREFOUT/AN5/RPB10/RB10" to "AN5/RPB10/ RB10" (see Table 6).
25.0 "Parallel Master Port (PMP)"	The Virtual Address column heading was updated from BF80 to BF82 and the virtual addresses were updated from 70xx to E0xx (see Table 25-1).
36.0 "Graphics LCD (GLCD) Controller"	The resolutions in the key features list were updated.
39.0 "Secure Digital Host Controller (SDHC)"	The eMMC Standard: JESD84-A441 was added to the features list.
44.0 "Electrical Characteristics"	Table 44-7, Table 44-8, Table 44-9, Table 44-10, Table 44-11, Table 44-16, Table 44-18 updated various DC Characteristics parameters.
	Table 44-27, Table 44-28, Table 44-29 updated various AC Characteristics parameters.