



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	6
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.25V
Data Converters	A/D 6x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	10-VFDFN Exposed Pad
Supplier Device Package	10-DFN (3x3)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f520-c-im

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



List of Figures

Figure 1.1. C8051F53xA/F53x-C Block Diagram	. 16
Figure 1.2. C8051F52xA/F52x-C Block Diagram	. 16
Figure 1.3. C8051F53x Block Diagram (Silicon Revision A)	. 17
Figure 1.4. C8051F52x Block Diagram (Silicon Revision A)	. 17
Figure 1.5. Development/In-System Debug Diagram	
Figure 1.6. Memory Map	
Figure 1.7. 12-Bit ADC Block Diagram	. 22
Figure 1.8. Comparator Block Diagram	
Figure 1.9. Port I/O Functional Block Diagram	
Figure 3.1. DFN-10 Pinout Diagram (Top View)	. 35
Figure 3.2. DFN-10 Package Diagram	
Figure 3.3. DFN-10 Landing Diagram	. 39
Figure 3.4. TSSOP-20 Pinout Diagram (Top View)	. 40
Figure 3.5. TSSOP-20 Package Diagram	
Figure 3.6. TSSOP-20 Landing Diagram	. 44
Figure 3.7. QFN-20 Pinout Diagram (Top View)	. 45
Figure 3.8. QFN-20 Package Diagram*	
Figure 3.9. QFN-20 Landing Diagram*	. 50
Figure 4.1. ADC0 Functional Block Diagram	
Figure 4.2. Typical Temperature Sensor Transfer Function	. 53
Figure 4.3. ADC0 Tracking Modes	
Figure 4.4. 12-Bit ADC Tracking Mode Example	
Figure 4.5. 12-Bit ADC Burst Mode Example with Repeat Count Set to 4	. 58
Figure 4.6. ADC0 Equivalent Input Circuits	. 60
Figure 4.7. ADC Window Compare Example:	
Right-Justified Single-Ended Data	. 71
Figure 4.8. ADC Window Compare Example:	
Left-Justified Single-Ended Data	
Figure 5.1. Voltage Reference Functional Block Diagram	
Figure 6.1. External Capacitors for Voltage Regulator Input/Output	
Figure 7.1. Comparator Functional Block Diagram	
Figure 7.2. Comparator Hysteresis Plot	. 77
Figure 8.1. CIP-51 Block Diagram	
Figure 9.1. Memory Map	
Figure 11.1. Reset Sources	
Figure 11.2. Power-On and V _{DD} Monitor Reset Timing	
Figure 12.1. Flash Program Memory Map	117
Figure 13.1. Port I/O Functional Block Diagram	
Figure 13.2. Port I/O Cell Block Diagram	121
Figure 13.3. Crossbar Priority Decoder with No Pins Skipped	
(TSSOP 20 and QFN 20)	122
Figure 13.4. Crossbar Priority Decoder with Crystal Pins Skipped	
(TSSOP 20 and QFN 20)	123



2. Electrical Characteristics

2.1. Absolute Maximum Ratings

Table 2.1. Absolute Maximum Ratings

Parameter	Conditions	Min	Тур	Мах	Units
Ambient temperature under Bias		-55	—	135	°C
Storage Temperature		-65	—	150	°C
Voltage on V _{REGIN} with Respect to GND		-0.3	—	5.5	V
Voltage on V _{DD} with Respect to GND		-0.3	—	2.8	V
Voltage on XTAL1 with Respect to GND		-0.3	—	$V_{REGIN} + 0.3$	V
Voltage on XTAL2 with Respect to GND		-0.3	—	V _{REGIN} + 0.3	V
Voltage on any Port I/O Pin or RST with Respect to GND		-0.3	—	V _{REGIN} + 0.3	V
Maximum Output Current Sunk by any Port Pin		_	—	100	mA
Maximum Output Current Sourced by any Port Pin		_	—	100	mA
Maximum Total Current through V _{REGIN} , and GND			—	500	mA
Note: Stresses above those listed under "Absolute Maximum This is a stress rating only and functional operation of th indicated in the operation listings of this specification is extended periods may affect device reliability.	ne devices at the	ose or ar	y other	conditions above	e those



Table 2.7. Comparator Electrical Characteristics

 $V_{\text{REGIN}} = 2.7-5.25$ V, -40 to +125 °C unless otherwise noted.

All specifications apply to both Comparator0 and Comparator1 unless otherwise noted.

Parameter	Conditions	Min	Тур	Max	Units
Response Time:	CP0+ - CP0- = 100 mV		780	—	ns
Mode 0, Vcm ¹ = 1.5 V	CP0+ - CP0- = -100 mV		980	_	ns
Response Time:	CP0+ - CP0- = 100 mV		850	_	ns
Mode 1, Vcm ¹ = 1.5 V	CP0+ - CP0- = -100 mV	—	1120	—	ns
Response Time:	CP0+ - CP0- = 100 mV	—	870	—	ns
Mode 2, Vcm ¹ = 1.5 V	CP0+ - CP0- = -100 mV		1310	—	ns
Response Time:	CP0+ - CP0- = 100 mV		1980	—	ns
Mode 3, Vcm ¹ = 1.5 V	CP0+ - CP0- = -100 mV		4770	—	ns
Common-Mode Rejection Ratio			3	9	mV/V
Positive Hysteresis 1	CP0HYP1-0 = 00		0.7	2	mV
Positive Hysteresis 2	CP0HYP1-0 = 01	2	5	10	mV
Positive Hysteresis 3	CP0HYP1-0 = 10	5	10	20	mV
Positive Hysteresis 4	CP0HYP1-0 = 11	13	20	40	mV
Negative Hysteresis 1	CP0HYN1-0 = 00		0.7	2	mV
Negative Hysteresis 2	CP0HYN1-0 = 01	2	5	10	mV
Negative Hysteresis 3	CP0HYN1-0 = 10	5	10	20	mV
Negative Hysteresis 4	CP0HYN1-0 = 11	13	20	40	mV
Inverting or Non-Inverting Input Voltage Range ²		-0.25		V _{DD} + 0.25	V
Input Capacitance ²		—	4	—	pF
Input Bias Current			0.5	—	nA
Input Offset Voltage		-15	—	15	mV
Input Impedance			1.5	_	kΩ
Power Supply					
Power Supply Rejection ²		_	0.2	4	mV/V
Power-up Time		— —	2.3	—	μs
	Mode 0	— —	6	30	μA
Supply Current at DC	Mode 1		3	15	μA
Supply Current at DC	Mode 2	— —	2	7.5	μA
	Mode 3		0.3	3.8	μA

1. Vcm is the common-mode voltage on CP0+ and CP0-.

2. Guaranteed by design and/or characterization.



Name	Pin Nur	nbers	Туре	Description
	ʻF53xA ʻF53x-C			
P1.0/	13	13	D I/O or A In	Port 1.0. See Port I/O Section for a complete description.
XTAL2			D I/O	External Clock Output. For an external crystal or resonator, this pin is the excitation driver. This pin is the external clock input fo CMOS, capacitor, or RC oscillator configurations. Section "14. Oscillators" on page 135.
P0.7/	14	14	D I/O or	Port 0.7. See Port I/O Section for a complete description.
XTAL1			A In	External Clock Input. This pin is the external oscillator return for a crystal or resonator. See Oscillator Section.
P0.6/	15	15	D I/O or A In	Port 0.6. See Port I/O Section for a complete description.
C2D			D I/O	Bi-directional data signal for the C2 Debug Interface.
P0.5/RX*	16	—	D I/O or A In	Port 0.5. See Port I/O Section for a complete description.
P0.5		16	D I/O or A In	Port 0.5. See Port I/O Section for a complete description.
P0.4/TX*	17	—	D I/O or A In	Port 0.4. See Port I/O Section for a complete description.
P0.4/RX*	_	17	D I/O or A In	Port 0.4. See Port I/O Section for a complete description.
P0.3	18		D I/O or A In	Port 0.3. See Port I/O Section for a complete description.
P0.3/TX*	—	18	D I/O or A In	Port 0.3. See Port I/O Section for a complete description.
P0.2	19	19	D I/O or A In	Port 0.2. See Port I/O Section for a complete description.
P0.1	20	20	D I/O or A In	Port 0.1. See Port I/O Section for a complete description.

Table 3.7. Pin Definitions for the C8051F53x and C805153xA (QFN 20) (Continued)



4. 12-Bit ADC (ADC0)

The ADC0 on the C8051F52x/F52xA/F53x/F53xA Family consists of an analog multiplexer (AMUX0) with 16/6 total input selections, and a 200 ksps, 12-bit successive-approximation-register (SAR) ADC with integrated track-and-hold, programmable window detector, programmable gain, and hardware accumulator. The ADC0 subsystem has a special Burst Mode which can automatically enable ADC0, capture and accumulate samples, then place ADC0 in a low power shutdown mode without CPU intervention. The AMUX0, data conversion modes, and window detector are all configurable under software control via the Special Function Registers shown in Figure 4.1. ADC0 inputs are single-ended and may be configured to measure P0.0-P1.7, the Temperature Sensor output, V_{DD} , or GND with respect to GND. The voltage reference for the ADC is selected as described in Section "5. Voltage Reference" on page 72. ADC0 is enabled when the AD0EN bit in the ADC0 Control register (ADC0CN) is set to logic 1, or when performing conversions in Burst Mode. ADC0 is in low power shutdown when AD0EN is logic 0 and no Burst Mode conversions are taking place.




Figure 4.1. ADC0 Functional Block Diagram

4.1. Analog Multiplexer

AMUX0 selects the input channel to the ADC. Any of the following may be selected as an input: P0.0–P1.7, the on-chip temperature sensor, the core power supply (V_{DD}), or ground (GND). **ADC0 is single-ended and all signals measured are with respect to GND.** The ADC0 input channels are selected using the ADC0MX register as described in SFR Definition 4.4.

Important Note About ADC0 Input Configuration: Port pins selected as ADC0 inputs should be configured as analog inputs, and should be skipped by the Digital Crossbar. To configure a Port pin for analog input, set to 0 the corresponding bit in register PnMDIN (for n = 0,1). To force the Crossbar to skip a Port pin, set to 1 the corresponding bit in register PnSKIP (for n = 0,1). See Section "13. Port Input/Output" on page 120 for more Port I/O configuration details.



4.3. ADC0 Operation

In a typical system, ADC0 is configured using the following steps:

- 1. If a gain adjustment is required, refer to Section "4.4. Selectable Gain" on page 60.
- 2. Choose the start of conversion source.
- 3. Choose Normal Mode or Burst Mode operation.
- 4. If Burst Mode, choose the ADC0 Idle Power State and set the Power-Up Time.
- 5. Choose the tracking mode. Note that Pre-Tracking Mode can only be used with Normal Mode.
- 6. Calculate required settling time and set the post convert-start tracking time using the AD0TK bits.
- 7. Choose the repeat count.
- 8. Choose the output word justification (Right-Justified or Left-Justified).
- 9. Enable or disable the End of Conversion and Window Comparator Interrupts.

4.3.1. Starting a Conversion

A conversion can be initiated in one of four ways, depending on the programmed states of the ADC0 Start of Conversion Mode bits (AD0CM1–0) in register ADC0CN. Conversions may be initiated by one of the following:

- Writing a 1 to the AD0BUSY bit of register ADC0CN
- A rising edge on the CNVSTR input signal (pin P0.6)
- A Timer 1 overflow (i.e., timed continuous conversions)
- A Timer 2 overflow (i.e., timed continuous conversions)

Writing a 1 to AD0BUSY provides software control of ADC0 whereby conversions are performed "ondemand." During conversion, the AD0BUSY bit is set to logic 1 and reset to logic 0 when the conversion is complete. The falling edge of AD0BUSY triggers an interrupt (when enabled) and sets the ADC0 interrupt flag (AD0INT). Note: When polling for ADC conversion completions, the ADC0 interrupt flag (AD0INT) should be used. Converted data is available in the ADC0 data registers, ADC0H:ADC0L, when bit AD0INT is logic 1. Note that when Timer 2 overflows are used as the conversion source, Low Byte overflows are used if Timer2 is in 8-bit mode; High byte overflows are used if Timer 2 is in 16-bit mode. See Section "18. Timers" on page 182 for timer configuration.

Important Note: The CNVSTR input pin also functions as Port pin P0.5 on C8051F52x/52xA devices and P1.2 on C8051F53x/53xA devices. When the CNVSTR input is used as the ADC0 conversion source, Port pin P0.5 or P1.2 should be skipped by the Digital Crossbar. To configure the Crossbar to skip P0.5 or P1.2, set to 1 to the appropriate bit in the PnSKIP register. See Section "13. Port Input/Output" on page 120 for details on Port I/O configuration.

4.3.2. Tracking Modes

Each ADC0 conversion must be preceded by a minimum tracking time for the converted result to be accurate, as shown in Table 2.3 on page 28. ADC0 has three tracking modes: Pre-Tracking, Post-Tracking, and Dual-Tracking. Pre-Tracking Mode provides the minimum delay between the convert start signal and end of conversion by tracking continuously before the convert start signal. This mode requires software management in order to meet minimum tracking requirements. In Post-Tracking Mode, a programmable tracking time starts after the convert start signal and is managed by hardware. Dual-Tracking Mode maximizes tracking time by tracking before and after the convert start signal. Figure 4.3 shows examples of the three tracking modes.

Pre-Tracking Mode is selected when AD0TM is set to 10b. Conversions are started immediately following the convert start signal. ADC0 is tracking continuously when not performing a conversion. Software must allow at least the minimum tracking time between each end of conversion and the next convert start signal. The minimum tracking time must also be met prior to the first convert start signal after ADC0 is enabled.



Co	nvert Start —	≻													
								Pre	-Tracki	ng Moo	de				
(Time		F	S1	S2] .	[S12	S13	F					
ł	ADC0 State					Con	ver	t							
	AD0INT Flag														
				F	Post-Tr	acki	ng d	or Dua	Il-Track	ing Mc	odes (A	D0TK =	= '0	0')	
ſ	Time		F	S1	S2	F	F	S1	S2]	S12	S13	F		
\langle	ADC0 State			Tra	ack					Convei	rt				
Ĺ	AD0INT Flag														
			Ke	y]	Equal	to c	one	period	of FCL	_K.					

F

Sn

Each Sn is equal to one period of the SAR clock.

Figure 4.4. 12-Bit ADC Tracking Mode Example



SFR Definition 6.1. REG0CN: Regulator Control

R/W	R/W	R	R/W	R	R	R	R	Reset Value						
REGDIS	8 Reserved		REG0MD				DROPOUT	01010000						
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0							
							SFR Address:	0xC9						
Bit7:	REGDIS: Voltage Regulator Disable Bit.													
	This bit disat	This bit disables/enables the Voltage Regulator.												
	0: Voltage R): Voltage Regulator Enabled.												
	1: Voltage Re	1: Voltage Regulator Disabled.												
Bit6:	RESERVED	. Read = 11	o. Must write	e 1b.										
Bit5:	UNUSED. R	ead = 0b. V	Vrite = don't	care.										
Bit4:	REGOMD: V	oltage Reg	ulator Mode	Select Bit.										
	This bit selec	cts the Volt	age Regulat	or output vo	oltage.									
	0: Voltage R	egulator ou	tput is 2.1 V											
	1: Voltage R	egulator ou	tput is 2.6 V	' (default).										
Bits3–1:	UNUSED. R	ead = 000b	o. Write = do	n't care.										
Bit0:	DROPOUT:	Voltage Re	gulator Drop	out Indicat	or Bit.									
	0: Voltage R	egulator is	not in dropo	ut.										
	1: Voltage R	egulator is	in or near dı	ropout.										



Notes on Registers, Operands and Addressing Modes:

Rn - Register R0–R7 of the currently selected register bank.

@Ri - Data RAM location addressed indirectly through R0 or R1.

rel - 8-bit, signed (two's complement) offset relative to the first byte of the following instruction. Used by SJMP and all conditional jumps.

direct - 8-bit internal data location's address. This could be a direct-access Data RAM location (0x00– 0x7F) or an SFR (0x80–0xFF).

#data - 8-bit constant

#data16 - 16-bit constant

bit - Direct-accessed bit in Data RAM or SFR

addr11 - 11-bit destination address used by ACALL and AJMP. The destination must be within the same 2 kB page of program memory as the first byte of the following instruction.

addr16 - 16-bit destination address used by LCALL and LJMP. The destination may be anywhere within the 7680 bytes of program memory space.

There is one unused opcode (0xA5) that performs the same function as NOP. All mnemonics copyrighted © Intel Corporation 1980.

8.2. Register Descriptions

Following are descriptions of SFRs related to the operation of the CIP-51 System Controller. Reserved bits should not be set to logic 1. Future product versions may use these bits to implement new features in which case the reset value of the bit will be logic 0, selecting the feature's default state. Detailed descriptions of the remaining SFRs are included in the sections of the datasheet associated with their corresponding system function.



SFR Definition 8.7. PCON: Power Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value					
Reserved	d Reserved	Reserved	Reserved	Reserved	Reserved	STOP	IDLE	00000000					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_					
							SFR Address	: 0x87					
Rits7_2 [.]	RESERVED												
		•	oot										
DILI.		STOP : STOP Mode Select. Vriting a 1 to this bit will place the CIP-51 into STOP mode. This bit will always read 0.											
	•		•					ead 0.					
	1: CIP-51 for	ced into po	wer-down r	node. (Turn	s off interna	al oscillator)).						
Bit0:	IDLE: IDLE I	Mode Selec	:t.			,							
	Writing a 1 to	thic bit wil	l placa tha (CID 51 into		Thic bit w	ill always ro	ad 0					
	•		•				•						
	1: CIP-51 for		`	Shuts off clo	ock to CPU,	but clock t	o Timers, In	iterrupts,					
	and all perip	herals rema	ain active.)										
			,										



SFR Definition 10.3. EIE1: Extended Interrupt Enable 1

EMAT EREGO ELIN ECPR ECPF EPCA0 EADC0 EWADC0 00000000 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 SFR Address: 0xE6 Bit7: EMAT: Enable Port Match Interrupt. This bit sets the masking of the Port Match interrupt. Bit3 Bit2 Bit1 Bit0 SFR Address: 0xE6 Bit7: EMAT: Enable Port Match Interrupt. This bit sets the masking of the Voltage Regulator Dropout interrupt. Disable the Port Match Interrupt. This bit sets the masking of the Voltage Regulator Dropout Interrupt. 0. Disable the Voltage Regulator Dropout Interrupt. 1: Enable the Voltage Regulator Dropout Interrupt. 1: Enable the Voltage Regulator Dropout Interrupt. 0. Disable LIN Interrupt. 1: Enable LIN Interrupt. 1: Enable LIN Interrupt. 1: Enable COP Rising Edge Interrupt. 1: Enable COP Rising Edge Interrupt. 1: Enable COP Rising Edge Interrupt. 1: Enable CPO Rising Edge Interrupt. 1: Enable CPO Falling Edge Interrupt. 1: Enable COP Falling Edge Interrupt. 1: Enable CPO Falling Edge Interrupt. 1: Enable C	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value						
 SFR Address: 0xE6 Bit7: EMAT: Enable Port Match Interrupt. This bit sets the masking of the Port Match interrupt. Disable the Port Match interrupt. 1: Enable the Port Match interrupt. 1: Enable the Port Match interrupt. This bit sets the masking of the Voltage Regulator Dropout interrupt. Disable the Voltage Regulator Dropout interrupt. 1: Enable the Voltage Regulator Dropout interrupt. Disable the Voltage Regulator Dropout interrupt. 1: Enable the Voltage Regulator Dropout interrupt. 1: Enable the Voltage Regulator Dropout interrupt. Bit5: ELIN: Enable LIN Interrupt. This bit sets the masking of the LIN interrupt. Disable LIN interrupts. 1: Enable LIN interrupts. 1: Enable LIN interrupts. 1: Enable COP Rising Edge Interrupt This bit sets the masking of the CPO Rising Edge interrupt. Disable CPO Rising Edge Interrupt. 1: Enable CPO Rising Edge Interrupt. 3: Enable CPO Falling Edge Interrupt. 1: Enable CPO Falling Edge Interrupt. 3: Enable CPO Falling Edge Interrupt. 1: Enable CPO Falling Edge Interrupt. 3: Enable ADCO Conversion Complete Interrupt. 3: Enable all PCA0 interrupts. 3: Enable ADCO Conversion Complete Interrupt. 3: Enable ADCO Window Comparison Interrupt. 3: Enable ADCO Window Comparison Interrupt. 3: Disable ADCO Window Comparison	EMAT	EREG0	ELIN	ECPR	ECPF	EPCA0	EADC0	EWADC0	00000000						
 Bit7: EMAT: Enable Port Match Interrupt. This bit sets the masking of the Port Match interrupt. O Disable the Port Match interrupt. 1: Enable the Port Match interrupt. Bit6: EREGO: Enable Voltage Regulator Interrupt. This bit sets the masking of the Voltage Regulator Dropout interrupt. O: Disable the Voltage Regulator Dropout interrupt. 1: Enable the Voltage Regulator Dropout interrupt. Disable the Voltage Regulator Dropout interrupt. 1: Enable the Voltage Regulator Dropout interrupt. Disable the Voltage Regulator Dropout interrupt. Bit5: ELIN: Enable LIN Interrupt. This bit sets the masking of the LIN interrupt. 0: Disable LIN interrupts. 1: Enable LIN interrupts. 1: Enable COP Rising Edge Interrupt This bit sets the masking of the CPO Rising Edge interrupt. 0: Disable CPO Rising Edge Interrupt. 1: Enable CPO Rising Edge Interrupt. 1: Enable CPO Rising Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt This bit sets the masking of the CPO Falling Edge Interrupt. 1: Enable CPO Falling Edge Interrupt. Bit4: ECPR: Enable Comparator 0 Falling Edge Interrupt. 1: Enable CPO Falling Edge Interrupt. Bit5: ECPF: Enable Comparator 0 Falling Edge Interrupt. 1: Enable CPO Falling Edge Interrupt. Bit6: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison Interrupt	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	•						
 This bit sets the masking of the Port Match interrupt. 0: Disable the Port Match interrupt. 1: Enable the Port Match interrupt. 1: Enable the Port Match interrupt. Bit6: EREG0: Enable Voltage Regulator Interrupt. This bit sets the masking of the Voltage Regulator Dropout interrupt. 0: Disable the Voltage Regulator Dropout interrupt. 1: Enable the Voltage Regulator Dropout interrupt. 1: Enable LIN Interrupt. This bit sets the masking of the LIN interrupt. 0: Disable LIN Interrupt. This bit sets the masking of the LIN interrupt. 0: Disable LIN interrupts. 1: Enable LIN interrupt requests. Bit4: ECPR: Enable Comparator 0 Rising Edge Interrupt This bit sets the masking of the CPO Rising Edge interrupt. 0: Disable CPO Rising Edge Interrupt. 1: Enable CPO Rising Edge Interrupt. 1: Enable CPO Rising Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt. 0: Disable CPO Ralling Edge Interrupt. Bit4: ECPR: Enable Comparator 0 Falling Edge Interrupt. 0: Disable CPO Falling Edge Interrupt. 1: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable ADCO Conversion Complete Interrupt. 1: Enable ADCO Window Comparison Interrupt. 1: Enable ADCO Window Comparison Interrupt. 1: Disable ADCO Window Comp								SFR Address:	0xE6						
 This bit sets the masking of the Port Match interrupt. 0: Disable the Port Match interrupt. 1: Enable the Port Match interrupt. 1: Enable the Port Match interrupt. Bit6: EREG0: Enable Voltage Regulator Interrupt. This bit sets the masking of the Voltage Regulator Dropout interrupt. 0: Disable the Voltage Regulator Dropout interrupt. 1: Enable the Voltage Regulator Dropout interrupt. 1: Enable LIN Interrupt. This bit sets the masking of the LIN interrupt. 0: Disable LIN Interrupt. This bit sets the masking of the LIN interrupt. 0: Disable LIN interrupts. 1: Enable LIN interrupt requests. Bit4: ECPR: Enable Comparator 0 Rising Edge Interrupt This bit sets the masking of the CPO Rising Edge interrupt. 0: Disable CPO Rising Edge Interrupt. 1: Enable CPO Rising Edge Interrupt. 1: Enable CPO Rising Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt. 0: Disable CPO Ralling Edge Interrupt. Bit4: ECPR: Enable Comparator 0 Falling Edge Interrupt. 0: Disable CPO Falling Edge Interrupt. 1: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable ADCO Conversion Complete Interrupt. 1: Enable ADCO Window Comparison Interrupt. 1: Enable ADCO Window Comparison Interrupt. 1: Disable ADCO Window Comp															
 0: Disable the Port Match interrupt. 1: Enable the Port Match interrupt. Bit6: EREG0: Enable Voltage Regulator Interrupt. This bit sets the masking of the Voltage Regulator Dropout interrupt. 0: Disable the Voltage Regulator Dropout interrupt. 1: Enable the Voltage Regulator Dropout interrupt. 1: Enable the Voltage Regulator Dropout interrupt. Bit5: ELIN: Enable LIN Interrupt. This bit sets the masking of the LIN interrupt. 0: Disable LIN interrupt requests. Bit4: ECPR: Enable Comparator 0 Rising Edge Interrupt This bit sets the masking of the CP0 Rising Edge interrupt. 0: Disable CP0 Rising Edge Interrupt. 1: Enable CP0 Rising Edge Interrupt. 1: Enable CP0 Rising Edge Interrupt. 1: Enable CP0 Rising Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable ADC0 Conversion Complete Interrupt. 1: Enable ADC0 Window Comparison Interrupt. 1: Bit sets the masking of the ADC0 Window Comparison Interrupt. 1: Disable ADC0 Window Comparison Interrupt.<th>Bit7:</th><th>EMAT: Enab</th><th>le Port Mat</th><th>ch Interrupt</th><th></th><th></th><th></th><th></th><th></th>	Bit7:	EMAT: Enab	le Port Mat	ch Interrupt											
 1: Enable the Port Match interrupt. Bit6: EREG0: Enable Voltage Regulator Interrupt. This bit sets the masking of the Voltage Regulator Dropout interrupt. 0: Disable the Voltage Regulator Dropout interrupt. 1: Enable the Voltage Regulator Dropout interrupt. Bit5: ELIN: Enable LIN Interrupt. This bit sets the masking of the LIN interrupt. 0: Disable LIN interrupts. Bit4: ECPR: Enable Comparator 0 Rising Edge Interrupt This bit sets the masking of the CP0 Rising Edge interrupt. 0: Disable CP0 Rising Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. 1: Enable PCA0 interrupts. 0: Disable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. 1: Sisable ADC0 Window Comparison Interrupt. 1: Sisable ADC0 Window Comparison Interrupt. 1: Sisable ADC0 Window Comparison Interrupt. 1: Disable ADC0 Window Comparison Interrupt. 						errupt.									
 Bit6: EREG0: Enable Voltage Regulator Interrupt. This bit sets the masking of the Voltage Regulator Dropout interrupt. 0: Disable the Voltage Regulator Dropout interrupt. 1: Enable the Voltage Regulator Dropout interrupt. 1: Enable LIN Interrupt. This bit sets the masking of the LIN interrupt. 0: Disable LIN interrupt. This bit sets the masking of the LIN interrupt 0: Disable LIN interrupt requests. Bit4: ECPR: Enable Comparator 0 Rising Edge Interrupt This bit sets the masking of the CP0 Rising Edge interrupt. 0: Disable CP0 Rising Edge Interrupt. 1: Enable CP0 Rising Edge Interrupt. 1: Enable CP0 Rising Edge Interrupt. 1: Enable CP0 Rising Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt. Di Disable CP0 Falling Edge Interrupt. Bit4: ECPR: Enable Comparator 0 Falling Edge Interrupt. Bit5: ECPF: Enable Comparator 0 Falling Edge Interrupt. Bit6: ECPF: Enable Comparator 0 Falling Edge Interrupt. Bit6: ECPC Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete Interrupt. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 		0: Disable the Port Match interrupt.													
 This bit sets the masking of the Voltage Regulator Dropout interrupt. 0: Disable the Voltage Regulator Dropout interrupt. 1: Enable the Voltage Regulator Dropout interrupt. Bit5: ELIN: Enable LIN Interrupt. This bit sets the masking of the LIN interrupt. 0: Disable LIN interrupts. 1: Enable LIN interrupt requests. Bit4: ECPR: Enable Comparator 0 Rising Edge Interrupt This bit sets the masking of the CP0 Rising Edge Interrupt. 0: Disable CP0 Rising Edge Interrupt. 1: Enable CP0 Rising Edge Interrupt. 0: Disable CP0 Rising Edge Interrupt. 1: Enable COMparator 0 Falling Edge Interrupt. 0: Disable CP0 Rising Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt. 0: Disable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. 0: Disable CP0 Falling Edge Interrupt. 1: Enable Interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. 1: Enable Interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. 1: Enable Interrupt requests generated by the ADOINT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. 1: Enable ADC0 Window Comparison Interrupt. 1: Disable ADC0 Window Comparison Interrupt. 1: Disable ADC0 Window Comparison Interrupt. 1: Disable ADC0 Window Comparison Interrupt. 															
 0: Disable the Voltage Regulator Dropout interrupt. 1: Enable the Voltage Regulator Dropout interrupt. Bit5: ELIN: Enable LIN Interrupt. This bit sets the masking of the LIN interrupt. 0: Disable LIN interrupts. 1: Enable LIN interrupts. 1: Enable Comparator 0 Rising Edge Interrupt This bit sets the masking of the CP0 Rising Edge interrupt. 0: Disable CP0 Rising Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. 3: ECPF: Enable Comparator 0 Falling Edge Interrupt. 0: Disable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. 3: Enable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. 3: Enable CP0 Falling Edge Interrupt. 3: Enable CP0 Falling Edge Interrupt. 3: Enable CP0 Falling Edge Interrupt. 4: Enable Programmable Counter Array (PCA0) Interrupt. 5: Disable all PCA0 interrupts. 1: Enable Interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. 3: Disable ADC0 Conversion Complete Interrupt. 4: Enable ADC0 Conversion Complete Interrupt. 4: Enable ADC0 Conversion Complete Interrupt. 4: Enable ADC0 Conversion Complete Interrupt. 5: Enable ADC0 Conversion Complete Interrupt. 5: Enable ADC0 Enable ADC0 Window Comparison Interrupt. 5: Disable ADC0 Window Comparison Interrupt. 	Bit6:	EREG0 : Enable Voltage Regulator Interrupt. This bit sets the masking of the Voltage Regulator Dropout interrupt. 0: Disable the Voltage Regulator Dropout interrupt.													
 1: Enable the Voltage Regulator Dropout interrupt. Bit5: ELIN: Enable LIN Interrupt. This bit sets the masking of the LIN interrupt. 0: Disable LIN interrupts. 1: Enable LIN interrupts. 1: Enable LIN interrupts. Bit4: ECPR: Enable Comparator 0 Rising Edge Interrupt This bit sets the masking of the CP0 Rising Edge interrupt. 0: Disable CP0 Rising Edge Interrupt. 1: Enable CP0 Rising Edge Interrupt. 1: Enable CP0 Rising Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt This bit sets the masking of the CP0 Falling Edge interrupt. 0: Disable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison Interrupt. 															
 Bit5: ELIN: Enable LIN Interrupt. This bit sets the masking of the LIN interrupt. 0: Disable LIN interrupts. 1: Enable LIN interrupt requests. Bit4: ECPR: Enable Comparator 0 Rising Edge Interrupt This bit sets the masking of the CP0 Rising Edge interrupt. 0: Disable CP0 Rising Edge Interrupt. 1: Enable COP Rising Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt This bit sets the masking of the CP0 Falling Edge interrupt. 0: Disable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. 0: Disable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 															
 This bit sets the masking of the LIN interrupt. 0: Disable LIN interrupts. 1: Enable LIN interrupt requests. Bit4: ECPR: Enable Comparator 0 Rising Edge Interrupt This bit sets the masking of the CP0 Rising Edge interrupt. 0: Disable CP0 Rising Edge Interrupt. 1: Enable Comparator 0 Falling Edge Interrupt Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt. 0: Disable CP0 Falling Edge Interrupt. Bit4: ECPR: Enable Comparator 0 Falling Edge Interrupt. 0: Disable CP0 Falling Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt. 0: Disable CP0 Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison Interrupt. 		1: Enable the Voltage Regulator Dropout interrupt.													
 0: Disable LIN interrupts. 1: Enable LIN interrupt requests. Bit4: ECPR: Enable Comparator 0 Rising Edge Interrupt This bit sets the masking of the CP0 Rising Edge interrupt. 0: Disable CP0 Rising Edge Interrupt. 1: Enable CP0 Rising Edge Interrupt. 1: Enable CP0 Rising Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt This bit sets the masking of the CP0 Falling Edge interrupt. 0: Disable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 conversion Complete interrupt. 0: Disable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison Interrupt. 0: Disable ADC0 Window Comparison interrupt. 	Bit5:														
 1: Enable LIN interrupt requests. Bit4: ECPR: Enable Comparator 0 Rising Edge Interrupt This bit sets the masking of the CP0 Rising Edge interrupt. 0: Disable CP0 Rising Edge Interrupt. 1: Enable CP0 Rising Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt This bit sets the masking of the CP0 Falling Edge interrupt. 0: Disable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by the ADOINT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 					I interrupt.										
 Bit4: ECPR: Enable Comparator 0 Rising Edge Interrupt This bit sets the masking of the CP0 Rising Edge interrupt. 0: Disable CP0 Rising Edge Interrupt. 1: Enable CP0 Rising Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt This bit sets the masking of the CP0 Falling Edge interrupt. 0: Disable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. 0: Disable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. 0: Disable ADC0 Window Comparison Interrupt. 0: Disable ADC0 Window Comparison Interrupt. 0: Disable ADC0 Window Comparison Interrupt. 															
 This bit sets the masking of the CPO Rising Edge interrupt. 0: Disable CPO Rising Edge Interrupt. 1: Enable CPO Rising Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt This bit sets the masking of the CPO Falling Edge interrupt. 0: Disable CPO Falling Edge Interrupt. 1: Enable CPO Falling Edge Interrupt. 1: Enable CPO Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 	D:44			•	a Edao Into	*****									
 0: Disable CP0 Rising Edge Interrupt. 1: Enable CP0 Rising Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt This bit sets the masking of the CP0 Falling Edge interrupt. 0: Disable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete Interrupt. 0: Disable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 	DIT4.														
 1: Enable CP0 Rising Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt This bit sets the masking of the CP0 Falling Edge interrupt. 0: Disable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 				•	•	ge menup									
 Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt This bit sets the masking of the CP0 Falling Edge interrupt. 0: Disable CP0 Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 			•	•	•										
 This bit sets the masking of the CP0 Falling Edge interrupt. 0: Disable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. 0: Disable ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 	Bit3		•	•		rrupt									
 0: Disable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. 0: Disable ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 	Bito.				0 0		t								
 1: Enable CP0 Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 						igo intorrap									
 Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 															
 This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 	Bit2:					(PCA0) Inte	errupt.								
 0: Disable all PCA0 interrupts. Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 															
 Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 				•	•										
 This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 		1: Enable int	errupt requ	ests genera	ated by PCA	.0.									
 0: Disable ADC0 Conversion Complete interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 	Bit1:	EADCO: Ena	able ADC0	Conversion	Complete I	nterrupt.									
1: Enable interrupt requests generated by the AD0INT flag.Bit0:EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt.		This bit sets	the maskin	g of the AD	C0 Convers	sion Comple	ete interrup	t.							
Bit0:EWADC0: Enable ADC0 Window Comparison Interrupt.This bit sets the masking of the ADC0 Window Comparison interrupt.0: Disable ADC0 Window Comparison interrupt.		0: Disable A	DC0 Conve	rsion Comp	olete interru	pt.									
This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt.							j .								
0: Disable ADC0 Window Comparison interrupt.	Bit0:														
							on interrupt								
1: Enable interrupt requests generated by the AD0WINT flag.															
		1: Enable int	errupt requ	ests genera	ated by the	AD0WINT f	lag.								



ramp or during a brownout condition even when V_{DD} is below the specified minimum of 2.0 V. There are two possible ways to handle this transitional period as described below:

If using the on-chip regulator (REG0) at the 2.6 V setting (default), it is recommended that user software set the VDDMON0 threshold to its high setting ($V_{RST-HIGH}$) as soon as possible after reset by setting the VDMLVL bit to 1 in SFR Definition 11.1 (VDDMON). In this typical configuration, no external hardware or additional software routines are necessary to monitor the V_{DD} level.

Note: Please refer to Section "20.5. VDD Monitor (VDDMON0) High Threshold Setting" on page 212 for important notes related to the VDD Monitor high threshold setting in older silicon revisions A and B.

If using the on-chip regulator (REG0) at the 2.1 V setting or if directly driving V_{DD} with REG0 disabled, the user system (software/hardware) should monitor V_{DD} at power-on and also during device operation. The two key parameters that can be affected when $V_{DD} < 2.0$ V are: internal oscillator frequency (Table 2.11 on page 34) and minimum ADC tracking time (Table 2.3 on page 28).

SFR Definition 11.1. VDDMON: V_{DD} Monitor Control

R/W	R	R/W	R	R	R	R	R	Reset Value
VDMEN	VDDSTAT	VDMLVL	VDM1EN	Reserved	Reserved	Reserved	Reserved	1v010000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address:	0xFF
Bit7:	VDMEN: V _{DI}	-			.,			
	This bit turns							
	resets until it							
	The V _{DD} Mo							
	ing the V _{DD}							a system
	reset. See T			r the minim	um V _{DD} Mo	nitor turn-o	n time.	
	0: V _{DD} Monit							
	1: V _{DD} Monit		(default).					
Bit6:	VDDSTAT: V	66						
	This bit indic		•			•	t).	
	0: V _{DD} is at o					nold.		
	1: V _{DD} is abo	ove the V _{DE}	Monitor (V	/DDMON0)	Threshold.			
Bit5:	VDMLVL: V	_{DD} Level Se	lect.					
	0: V _{DD} Monit							
	1: V _{DD} Monit	tor (VDDM0	ON0) Thres	hold is set to	o V _{RST-HIGH}	_I . This settir	ng is require	∋d for any
	system that i	includes co	de that write	es to and/or	erases Fla	sh.		
Bit4:	VDM1EN [*] : L	evel-sensit	ive V _{DD} Mo	nitor Enable	e (VDDMON	I 1).		
	This bit turns	s the V _{DD} m	ionitor circu	it on/off. If t	urned on, it	is also sele	ected as a re	eset
	source, and	can genera	te a system	n reset.				
	0: Level-sen							
	1: Level-sen			•	,			
Bits3–0:	RESERVED	. Read = Va	ariable. Writ	e = don't ca	ire.			
*Note: Availa	able only on the	e C8051F52	«-C/F53x-C c	levices				



17.4. LIN Slave Mode Operation

When the device is configured for slave mode operation, it must wait for a command from a master node. Access from the firmware to data buffer and ID registers of the LIN peripheral is only possible when a data request is pending (DTREQ bit (LIN0ST.4) is 1) and also when the LIN bus is not active (ACTIVE bit (LIN0ST.7) is set to 0).

The LIN peripheral in slave mode detects the header of the message frame sent by the LIN master. If slave synchronization is enabled (autobaud), the slave synchronizes its internal bit time to the master bit time.

The LIN peripheral configured for slave mode will generated an interrupt in one of three situations:

- 1. After the reception of the IDENTIFIER FIELD.
- 2. When an error is detected.
- 3. When the message transfer is completed.

The application should perform the following steps when an interrupt is detected:

- 1. Check the status of the DTREQ bit (LIN0ST.4). This bit is set when the IDENTIFIER FIELD has been received.
- 2. If DTREQ (LIN0ST.4) is set, read the identifier from LIN0ID and process it. If DTREQ (LIN0ST.4) is not set, continue to step 7.
- 3. Set the TXRX bit (LIN0CTRL.5) to 1 if the current frame is a transmit operation for the slave and set to 0 if the current frame is a receive operation for the slave.
- 4. Load the data length into LIN0SIZE.
- 5. For a slave transmit operation, load the data to transmit into the data buffer.
- 6. Set the DTACK bit (LIN0CTRL.4). Continue to step 10.
- 7. If DTREQ (LIN0ST.4) is not set, check the DONE bit (LIN0ST.0). The transmission was successful if the DONE bit is set.
- 8. If the transmission was successful and the current frame was a receive operation for the slave, load the received data bytes from the data buffer.
- 9. If the transmission was not successful, check LIN0ERR to determine the nature of the error. Further error handling has to be done by the application.
- 10.Set the RSTINT (LIN0CTRL.3) and RSTERR bits (LIN0CTRL.2) to reset the interrupt request and the error flags.

In addition to these steps, the application should be aware of the following:

- 1. If the current frame is a transmit operation for the slave, steps 1 through 5 must be completed during the IN-FRAME RESPONSE SPACE. If it is not completed in time, a timeout will be detected by the master.
- 2. If the current frame is a receive operation for the slave, steps 1 through 5 have to be finished until the reception of the first byte after the IDENTIFIER FIELD. Otherwise, the internal receive buffer of the LIN peripheral will be overwritten and a timeout error will be detected in the LIN peripheral.
- 3. The LIN module does not directly support LIN Version 1.3 Extended Frames. If the application detects an unknown identifier (e.g. extended identifier), it has to write a 1 to the STOP bit (LINOCTRL.7) instead of setting the DTACK (LINOCTRL.4) bit. At that time, steps 2 through 5 can then be skipped. In this situation, the LIN peripheral stops the processing of the LIN communication until the next SYNC BREAK is received.
- 4. Changing the configuration of the checksum during a transaction will cause the interface to reset and the transaction to be lost. To prevent this, the checksum should not be configured while a transaction is



SFR Definition 17.3. LINCF Control Mode Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
LINEN	MODE	ABAUD						00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	, ,
							SFR Address:	0x95
Bit7:	LINEN: LIN		nable bit					
	0: LINO is di							
-	1: LIN0 is er							
Bit6:	MODE: LIN							
	0: LIN0 oper							
	1: LIN0 oper	rates in Mas	ter mode.					
Bit5:	ABAUD: LIN	Mode Auto	omatic Bau	d Rate Sele	ction (slave	e mode or	nly).	
	0: Manual b				,		• /	
	1: Automatio	haud rate	selection is	enabled				




17.7.2. LIN Indirect Access SFR Registers Definition

Name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
LIN0DT1	0x00		DATA1[7:0]										
LIN0DT2	0x01				DATA	\2[7:0]							
LIN0DT3	0x02				DATA	\3[7:0]							
LIN0DT4	0x03				DATA	4[7:0]							
LIN0DT5	0x04				DATA	\5[7:0]							
LIN0DT6	0x05				DATA	\6[7:0]							
LIN0DT7	0x06				DATA	\7[7:0]							
LIN0DT8	0x07				DATA	\8[7:0]							
LIN0CTRL	0x08	STOP(s)	SLEEP(s)	TXRX	DTACK(s)	RSTINT	RSTERR	WUPREQ	STREQ(m)				
LIN0ST	0x09	ACTIVE	IDLTOUT	ABORT(s)	DTREQ(s)	LININT	ERROR	WAKEUP	DONE				
LIN0ERR	0x0A				SYNCH(s)	PRTY(s)	TOUT	CHK	BITERR				
LIN0SIZE	0x0B	ENHCHK					LINS	SIZE[3:0]					
LIN0DIV	0x0C		DIVLSB[7:0]										
LINOMUL	0x0D	PRES	PRESCL[1:0] LINMUL[4:0] DIV9										
LIN0ID	0x0E					IC	0[5:0]						

Table 17.4. LIN Registers* (Indirectly Addressable)


*These registers are used in both master and slave mode. The register bits marked with (m) are accessible only in Master mode while the register bits marked with (s) are accessible only in slave mode. All other registers are accessible in both modes.

SFR Definition 17.4. LIN0DT1: LIN0 Data Byte 1







SFR Definition 17.5. LIN0DT2: LIN0 Data Byte 2



SFR Definition 17.6. LIN0DT3: LIN0 Data Byte 3



SFR Definition 17.7. LIN0DT4: LIN0 Data Byte 4





SFR Definition 18.3. CKCON: Clock Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
—	_	T2MH	T2ML	T1M	TOM	SCA1	SCA0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Addres	s: 0x8E
Bit7–6:	RESERVED . Read = 0b; Must write 0b.							
Bit5:	 T2MH: Timer 2 High Byte Clock Select. This bit selects the clock supplied to the Timer 2 high byte if Timer 2 is configured in split 8-bit timer mode. T2MH is ignored if Timer 2 is in any other mode. 0: Timer 2 high byte uses the clock defined by the T2XCLK bit in TMR2CN. 1: Timer 2 high byte uses the system clock. 							
Bit4:	 T2ML: Timer 2 Low Byte Clock Select. This bit selects the clock supplied to Timer 2. If Timer 2 is configured in split 8-bit timer mode, this bit selects the clock supplied to the lower 8-bit timer. 0: Timer 2 low byte uses the clock defined by the T2XCLK bit in TMR2CN. 1: Timer 2 low byte uses the system clock. T1M: Timer 1 Clock Select. 							
Bit3:								
DILJ.	This select the clock source supplied to Timer 1. T1M is ignored when C/T1 is set to logic 1							
	0: Timer 1 uses the clock defined by the prescale bits, SCA1–SCA0.							
	1: Timer 1 uses the system clock.							
Bit2:	TOM : Timer 0 Clock Select. This bit selects the clock source supplied to Timer 0. T0M is ignored when C/T0 is set to logic 1. 0: Counter/Timer 0 uses the clock defined by the prescale bits, SCA1–SCA0.							
Bits1_0 [.]	1: Counter/Timer 0 uses the system clock. 1–0 : SCA1–SCA0 : Timer 0/1 Prescale Bits.							
Bitor o.	These bits control the division of the clock supplied to Timer 0 and Timer 1 if configured to use prescaled clock inputs.							
	SCA1	SCA0	Presc	aled Clock				
	0	0 S	ystem clock	divided by	12			
	0	1 S	ystem clock	divided by	4			
	1	0 S	ystem clock	divided by	48			
	1	1 E	xternal clock	divided by	8			
	Note: External clock divided by 8 is synchronized with the system clock.							



19. Programmable Counter Array (PCA0)

The Programmable Counter Array (PCA0) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. The PCA consists of a dedicated 16-bit counter/timer and three 16-bit capture/compare modules. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the Crossbar to Port I/O when enabled (See Section "13.1. Priority Cross-bar Decoder" on page 122 for details on configuring the Crossbar). The counter/timer is driven by a programmable timebase that can select between six sources: system clock, system clock divided by four, system clock divided by twelve, the external oscillator clock source divided by 8, Timer 0 overflow, or an external clock signal on the ECI input pin. Each capture/compare module may be configured to operate independently in one of three modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, 8-Bit PWM, or 16-Bit PWM (each mode is described in Section "19.2. Capture/Compare Modules" on page 197). The PCA is configured and controlled through the system controller's Special Function Registers. The PCA block diagram is shown in Figure 19.1.

Important Note: The PCA Module 2 may be used as a watchdog timer (WDT), and is enabled in this mode following a system reset. Access to certain PCA registers is restricted while WDT mode is enabled. See Section "19.3. Watchdog Timer Mode" on page 203 for details.




Figure 19.1. PCA Block Diagram



19.2.6. 16-Bit Pulse Width Modulator Mode


A PCA module may also be operated in 16-Bit PWM mode. In this mode, the 16-bit capture/compare module defines the number of PCA clocks for the low time of the PWM signal. When the PCA counter matches the module contents, the output on CEXn is asserted high; when the counter overflows, CEXn is asserted low. To output a varying duty cycle, new value writes should be synchronized with PCA CCFn match interrupts. 16-Bit PWM Mode is enabled by setting the ECOMn, PWMn, and PWM16n bits in the PCA0CPMn register. For a varying duty cycle, match interrupts should be enabled (ECCFn = 1 AND MATn = 1) to help synchronize the capture/compare register writes. The duty cycle for 16-Bit PWM Mode is given by Equation 19.3.


Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to 0; writing to PCA0CPHn sets ECOMn to 1.

$$DutyCycle = \frac{(65536 - PCA0CPn)}{65536}$$

Equation 19.3. 16-Bit PWM Duty Cycle

Using Equation 19.3, the largest duty cycle is 100% (PCA0CPn = 0), and the smallest duty cycle is 0.0015% (PCA0CPn = 0xFFFF). A 0% duty cycle may be generated by clearing the ECOMn bit to 0.





19.3. Watchdog Timer Mode

A programmable watchdog timer (WDT) function is available through the PCA Module 2. The WDT is used to generate a reset if the time between writes to the WDT update register (PCA0CPH2) exceed a specified limit. The WDT can be configured and enabled/disabled as needed by software.

With the WDTE bit set in the PCA0MD register, Module 2 operates as a watchdog timer (WDT). The Module 2 high byte is compared to the PCA counter high byte; the Module 2 low byte holds the offset to be used when WDT updates are performed. The Watchdog Timer is enabled on reset. Writes to some PCA registers are restricted while the Watchdog Timer is enabled.

