



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	6
Program Memory Size	2KB (2K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.25V
Data Converters	A/D 6x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	10-VFDFN Exposed Pad
Supplier Device Package	10-DFN (3x3)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f526a-im

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.9. Port Input/Output

C8051F52x/F52xA/F53x/F53xA devices include up to 16 I/O pins. Port pins are organized as two bytewide ports. The port pins behave like typical 8051 ports with a few enhancements. Each port pin can be configured as a digital or analog I/O pin. Pins selected as digital I/O can be configured for push-pull or open-drain operation. The "weak pullups" that are fixed on typical 8051 devices may be globally disabled to save power.

The Digital Crossbar allows mapping of internal digital system resources to port I/O pins. On-chip counter/timers, serial buses, hardware interrupts, and other digital signals can be configured to appear on the port pins using the Crossbar control registers. This allows the user to select the exact mix of general-purpose port I/O, digital, and analog resources needed for the application.



Figure 1.9. Port I/O Functional Block Diagram



Table 2.2. Global DC Electrical Characteristics

-40 to +125 °C, 25 MHz System Clock unless otherwise specified. Typical values are given at 25 °C

Parameter	Conditions	Min	Тур	Max	Units		
Digital Supply Current—CPU Inactive (Id	e Mode, not fetching instructions from Flash)						
Idle I _{DD} ^{3,4}	V _{DD} = 2.1 V: Clock = 32 kHz Clock = 200 kHz Clock = 1 MHz Clock = 25 MHz V _{DD} = 2.6 V: Clock = 22 kHz	 	8 22 0.09 2.2	 5	μA μA mA mA		
	Clock = 32 kHz Clock = 200 kHz Clock = 1 MHz Clock = 25 MHz	 	9 30 0.13 3	— — 6.5	μΑ μΑ mA mA		
Idle I _{DD} Frequency Sensitivity ^{3,6}	T = 25 °C: V_{DD} = 2.1 V, F \leq 1 MHz V_{DD} = 2.1 V, F > 1 MHz V_{DD} = 2.6 V, F \leq 1 MHz V_{DD} = 2.6 V, F > 1 MHz		90 90 118 118		μΑ/MHz μΑ/MHz μΑ/MHz μΑ/MHz		
Digital Supply Current ³ (Stop or Suspend Mode)	Oscillator not running, V_{DD} Monitor Disabled. T = 25 °C T = 60 °C T = 125 °C		2 3 50		μΑ μΑ μΑ		

Notes:

- 1. For more information on $V_{\mbox{REGIN}}$ characteristics, see Table 2.6 on page 30.
- **2.** SYSCLK must be at least 32 kHz to enable debugging.
- **3.** Based on device characterization data; Not production tested.
- 4. Does not include internal oscillator or internal regulator supply current.
- 5. I_{DD} can be estimated for frequencies <= 12 MHz by multiplying the frequency of interest by the frequency sensitivity number for that range. When using these numbers to estimate I_{DD} > 12 MHz, the estimate should be the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example: V_{DD} = 2.6 V; F = 20 MHz, I_{DD} = 7.3 mA (25 MHz 20 MHz) x 0.184 mA/MHz = 6.38 mA.
- 6. Idle I_{DD} can be estimated for frequencies <= 1 MHz by multiplying the frequency of interest by the frequency sensitivity number for that range. When using these numbers to estimate I_{DD} > 1 MHz, the estimate should be the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example: V_{DD} = 2.6 V; F= 5 MHz, Idle I_{DD} = 3 mA (25 MHz– 5 MHz) x 118 µA/MHz = 0.64 mA.



4.3. ADC0 Operation

In a typical system, ADC0 is configured using the following steps:

- 1. If a gain adjustment is required, refer to Section "4.4. Selectable Gain" on page 60.
- 2. Choose the start of conversion source.
- 3. Choose Normal Mode or Burst Mode operation.
- 4. If Burst Mode, choose the ADC0 Idle Power State and set the Power-Up Time.
- 5. Choose the tracking mode. Note that Pre-Tracking Mode can only be used with Normal Mode.
- 6. Calculate required settling time and set the post convert-start tracking time using the AD0TK bits.
- 7. Choose the repeat count.
- 8. Choose the output word justification (Right-Justified or Left-Justified).
- 9. Enable or disable the End of Conversion and Window Comparator Interrupts.

4.3.1. Starting a Conversion

A conversion can be initiated in one of four ways, depending on the programmed states of the ADC0 Start of Conversion Mode bits (AD0CM1–0) in register ADC0CN. Conversions may be initiated by one of the following:

- Writing a 1 to the AD0BUSY bit of register ADC0CN
- A rising edge on the CNVSTR input signal (pin P0.6)
- A Timer 1 overflow (i.e., timed continuous conversions)
- A Timer 2 overflow (i.e., timed continuous conversions)

Writing a 1 to AD0BUSY provides software control of ADC0 whereby conversions are performed "ondemand." During conversion, the AD0BUSY bit is set to logic 1 and reset to logic 0 when the conversion is complete. The falling edge of AD0BUSY triggers an interrupt (when enabled) and sets the ADC0 interrupt flag (AD0INT). Note: When polling for ADC conversion completions, the ADC0 interrupt flag (AD0INT) should be used. Converted data is available in the ADC0 data registers, ADC0H:ADC0L, when bit AD0INT is logic 1. Note that when Timer 2 overflows are used as the conversion source, Low Byte overflows are used if Timer2 is in 8-bit mode; High byte overflows are used if Timer 2 is in 16-bit mode. See Section "18. Timers" on page 182 for timer configuration.

Important Note: The CNVSTR input pin also functions as Port pin P0.5 on C8051F52x/52xA devices and P1.2 on C8051F53x/53xA devices. When the CNVSTR input is used as the ADC0 conversion source, Port pin P0.5 or P1.2 should be skipped by the Digital Crossbar. To configure the Crossbar to skip P0.5 or P1.2, set to 1 to the appropriate bit in the PnSKIP register. See Section "13. Port Input/Output" on page 120 for details on Port I/O configuration.

4.3.2. Tracking Modes

Each ADC0 conversion must be preceded by a minimum tracking time for the converted result to be accurate, as shown in Table 2.3 on page 28. ADC0 has three tracking modes: Pre-Tracking, Post-Tracking, and Dual-Tracking. Pre-Tracking Mode provides the minimum delay between the convert start signal and end of conversion by tracking continuously before the convert start signal. This mode requires software management in order to meet minimum tracking requirements. In Post-Tracking Mode, a programmable tracking time starts after the convert start signal and is managed by hardware. Dual-Tracking Mode maximizes tracking time by tracking before and after the convert start signal. Figure 4.3 shows examples of the three tracking modes.

Pre-Tracking Mode is selected when AD0TM is set to 10b. Conversions are started immediately following the convert start signal. ADC0 is tracking continuously when not performing a conversion. Software must allow at least the minimum tracking time between each end of conversion and the next convert start signal. The minimum tracking time must also be met prior to the first convert start signal after ADC0 is enabled.



4.3.6. Settling Time Requirements

A minimum tracking time is required before an accurate conversion can be performed. This tracking time is determined by the AMUX0 resistance, the ADC0 sampling capacitance, any external source resistance, and the accuracy required for the conversion.

Figure 4.6 shows the equivalent ADC0 input circuit. The required ADC0 settling time for a given settling accuracy (SA) may be approximated by Equation 4.1. When measuring the Temperature Sensor output, use the settling time specified in Table 2.3 on page 28. See Table 2.3 on page 28 for ADC0 minimum settling time requirements.

$$t = \ln\left(\frac{2^n}{SA}\right) \times R_{TOTAL} C_{SAMPLE}$$

Equation 4.1. ADC0 Settling Time Requirements

Where:

SA is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within 1/4 LSB) *t* is the required settling time in seconds

 R_{TOTAL} is the sum of the AMUX0 resistance and any external source resistance.

n is the ADC resolution in bits (12).



Figure 4.6. ADC0 Equivalent Input Circuits

4.4. Selectable Gain

ADC0 on the C8051F52x/52xA/53x/53xA family of devices implements a selectable gain adjustment option. By writing a value to the gain adjust address range, the user can select gain values between 0 and 1.016.

For example, three analog sources to be measured have full-scale outputs of 5.0 V, 4.0 V, and 3.0 V, respectively. Each ADC measurement would ideally use the full dynamic range of the ADC with an internal voltage reference of 1.5 V or 2.2 V (set to 2.2 V for this example). When selecting signal one (5.0 V full-scale), a gain value of 0.44 (5 V full scale * 0.44 = 2.2 V full scale) provides a full-scale signal of 2.2 V when the input signal is 5.0 V. Likewise, a gain value of 0.55 (4 V full scale * 0.55 = 2.2 V full scale) for the second source and 0.73 (3 V full scale * 0.73 = 2.2 V full scale) for the third source provide full-scale ADCO measurements when the input signal is full-scale.

Additionally, some sensors or other input sources have small part-to-part variations that must be accounted for to achieve accurate results. In this case, the programmable gain value could be used as a calibration value to eliminate these part-to-part variations.



SFR Definition 4.6. ADC0H: ADC0 Data Word MSB



SFR Definition 4.7. ADC0L: ADC0 Data Word LSB





SFR	Definition	7.3.	CPT0MD:	Comparator0	Mode Selection
-----	------------	------	---------	-------------	----------------

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
Reserve	d —	CP0RIE	CP0FIE	_	_	CP0MD1	CP0MD0	00000010	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:	
								0x9D	
Bit7:	RESERVED . Read = 0b. Must write 0b.								
Bit6:	UNUSED . Read = 0b. Write = don't care.								
Bit5:	CPORIE: Comparator Rising-Edge Interrupt Enable.								
	0: Compara	tor rising-ec	lge interrupt	disabled.					
D:44.	1: Compara	tor rising-ec	ige interrupt	enabled.	ahla				
BIt4:	CPUFIE: CO	mparator Fa	alling-Euge dao intorrun	Interrupt Er t disabled	able.				
	1: Comparat	tor falling-ed	dae interrun	t enabled					
	Note: It is ne	cessary to	enable both	CP0xIF an	d the corres	spondent F(CPx bit loca	ated in FIF1	
	SFR.								
Bits3-2:	UNUSED. R	-2: UNUSED. Read = 00b. Write = don't care.							
	-0: CP0MD1-CP0MD0: Comparator0 Mode Select								
Bits1–0:	CP0MD1-C	POMDO: Co	mparator0 I	Mode Selec	t				
Bits1–0:	CP0MD1–C These bits s	POMDO: Co elect the re	omparator0 I sponse time	Mode Select for Compa	t rator0.				
Bits1–0:	CP0MD1–C These bits s	POMD0: Co elect the re	sponse time	Vode Select e for Compa	t rator0.		_		
Bits1–0:	CP0MD1–C These bits s Mode	POMDO: Co elect the re CP0MD1	cP0MD0	Vode Select e for Compa CP0 Fall	t rator0. ing Edge I	Response			
Bits1–0:	CP0MD1–C These bits s Mode	POMDO: Co elect the re CP0MD1	CP0MD0	Mode Select for Compa	t rator0. ing Edge I Time (TYF	Response ?)			
Bits1–0:	CP0MD1-C These bits s Mode	POMD0: Co elect the re CPOMD1	CP0MD0	Mode Select for Compa CP0 Fall Faste	t rator0. ing Edge I Time (TYF st Respons	Response 2) Se Time			
Bits1–0:	CP0MD1–C These bits s Mode	POMD0: Co elect the re CPOMD1 0 0	CPOMDO 0 1	Mode Selec of for Compa CP0 Fall Faste	t rator0. ing Edge I Time (TYF st Respons	Response ?) se Time			
Bits1–0:	CP0MD1-C These bits s Mode 0 1 2	POMD0: Co elect the re CPOMD1 0 0 1	CPOMDO 0 1 0	Mode Selec of for Compa CP0 Fall Faste	t rator0. ing Edge I Time (TYF st Respons — —	Response ?) se Time			
Bits1–0:	CP0MD1-C These bits s Mode 0 1 2 3	POMD0: Co elect the re CPOMD1 0 0 1 1	CPOMDO 0 1 0 1	Mode Select of for Compa CP0 Fall Faste Lowest	t rator0. ing Edge I Time (TYF st Respons Power Cor	Response ?) se Time asumption			
Bits1–0:	CP0MD1-C These bits s Mode 0 1 2 3	POMDO: Co elect the re CPOMD1 0 0 1 1	CPOMDO 0 1 0 1	Mode Selec for Compa CP0 Fall Faste Lowest	t rator0. ing Edge I Time (TYF st Respons Power Cor	Response) se Time asumption			
Bits1–0:	CP0MD1-C These bits s Mode 0 1 2 3 Note: Rising	POMD0: Co elect the re CPOMD1 0 0 1 1 1 Edge resp	CPOMDO 0 1 0 1 0 1 0 0 1 0 0 1	Mode Selec for Compa CP0 Fall Faste Lowest	t rator0. ing Edge I Time (TYF st Respons Power Cor mately dou	Response) se Time isumption ble the Falli	ng Edge re	esponse	
Bits1–0:	CP0MD1-C These bits s Mode 0 1 2 3 Note: Rising times.	POMD0: Co elect the re CPOMD1 0 0 1 1 1 Edge resp	CPOMDO 0 1 0 1 0 1 0 0 1 0 0 1	Mode Select of for Compa CP0 Fall Faste Lowest are approxi	t rator0. ing Edge I Time (TYF st Respons Power Cor mately dou	Response) se Time asumption ble the Falli	ng Edge re	esponse	



FR Defi	nition 10.5	. IT01CF	: INTO/IN	Γ1 Config	guratio	on			
R/W	R/W	R/W	R/W	R/W	R/V	v	R/W	R/W	Reset Value
IN1PL	IN1SL2	IN1SL1	IN1SL0	INOPL	INOS	L2	IN0SL1	INOSLO	00000001
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	2	Bit1	Bit0]
								SFR Address	s: 0xE4
Note: Refer	to SFR Definitio	n 18.1. "TCO	N: Timer Cont	rol" on page 1	86 for IN	T0/1 edg	ge- or level-	sensitive inter	rupt selection.
D:4 7.		Delerity							
BIT /:	0. INTO input	Polarity	าพ						
	1: INTO input	t is active h	high.						
Bits 6–4:	IN1SL2-0: II	NT0 Port P	in Selection	Bits					
	These bits se	elect which	Port pin is	assigned to	INT0.	Note t	hat this pi	in assignme	ent is inde-
	pendent of th	ne Crossba	r; INTO will	monitor the	assign	ed Po	rt pin with	out disturbi	ing the
	peripheral the	at has bee	n assigned peripheral if	the Port pir	i via the	ekin th	spar. The	V 1602201J	VIII NOL molished by
	setting to 1 t	he corresp	ondina bit ir	register P	OSKIP).	skip ui	e selecter	u pin (accoi	inplianed by
	IN1SL:	2-0	INT1	Port Pin	,				
	000			P0.0					
	001			P0 1					
	010			P0.2					
	011			P0.3					
	100		P0.4						
	101		P0.5						
	110			P0.6*					
	111			P0.7*					
	Note: Availa	ble in the Ca	80151F53x/C	8051F53xA	parts.				
Bit 3:	INOPL: INTO	Polarity							
	0: INT0 inter	rupt is activ	/e low.						
	1: INT0 inter	rupt is activ	/e high.						
Bits 2–0:	INTOSL2-0:	INT0 Port	Pin Selectic	on Bits					
	I nese bits se	elect which	Port pin is	assigned to) INTU. assian		nat this pi	in assignme	ent is inde-
	peripheral th	at has bee	n assigned	the Port pir	via the	e Cros	sbar. The	Crossbar v	vill not
	assign the P	ort pin to a	peripheral if	it is configu	ured to	skip th	e selecte	d pin (accor	mplished by
	setting to 1 t	he corresp	onding bit ir	n register P	OSKIP).				
	INOSL	2-0	INTO	Port Pin					
	000			P0.0					
	001			P0.1					
	010			P0.2					
	011			P0.3					
	100			P0.4					
	101			P0.5					
	110			P0.6*					
	111			P0.7*					
	Note: Availa	ble in the C	80151F53x/C	8051F53xA	parts				



5. Add address bounds checking to the routines that write or erase Flash memory to ensure that a routine called with an illegal address does not result in modification of the Flash.

12.2.3. System Clock

- 1. If operating from an external crystal, be advised that crystal performance is susceptible to electrical interference and is sensitive to layout and to changes in temperature. If the system is operating in an electrically noisy environment, use the internal oscillator or use an external CMOS clock.
- 2. If operating from the external oscillator, switch to the internal oscillator during Flash write or erase operations. The external oscillator can continue to run, and the CPU can switch back to the external oscillator after the Flash operation has completed.

Additional Flash recommendations and example code can be found in application note "AN201: Writing to Flash from Firmware," available from the Silicon Laboratories website.



15.2.2. 9-Bit UART

9-bit UART mode uses a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. The state of the ninth transmit data bit is determined by the value in TB80 (SCON0.3), which is assigned by user software. It can be assigned the value of the parity flag (bit P in register PSW) for error detection, or used in multiprocessor communications. On receive, the ninth data bit goes into RB80 (SCON0.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: (1) RI0 must be logic 0, and (2) if MCE0 is logic 1, the 9th bit must be logic 1 (when MCE0 is logic 0, the state of the ninth data bit is unimportant). If these conditions are met, the eight bits of data are stored in SBUF0, the ninth bit is stored in RB80, and the RI0 flag is set to 1. If the above conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set to 1. A UART0 interrupt will occur if enabled when either TI0 or RI0 is set to 1.



Figure 15.5. 9-Bit UART Timing Diagram



SFR Definition 15.1. SCON0: Serial Port 0 Control R/W R/W R/W Reset Value R R/W R/W R/W R/W SOMODE RI0 01000000 -MCE0 REN0 TB80 **RB80** TI0 Bit Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Addressable SFR Address: 0x98 Bit7: SOMODE: Serial Port 0 Operation Mode. This bit selects the UART0 Operation Mode. 0: 8-bit UART with Variable Baud Rate. 1: 9-bit UART with Variable Baud Rate. Bit6: **UNUSED**. Read = 1b. Write = don't care. Bit5: MCE0: Multiprocessor Communication Enable. The function of this bit is dependent on the Serial Port 0 Operation Mode. SOMODE = 0: Checks for valid stop bit. 0: Logic level of stop bit is ignored. 1: RIO will only be activated if stop bit is logic level 1. S0MODE = 1: Multiprocessor Communications Enable. 0: Logic level of ninth bit is ignored. 1: RI0 is set and an interrupt is generated only when the ninth bit is logic 1. Bit4: **REN0:** Receive Enable. This bit enables/disables the UART receiver. 0: UART0 reception disabled. 1: UART0 reception enabled. Bit3: TB80: Ninth Transmission Bit. The logic level of this bit will be assigned to the ninth transmission bit in 9-bit UART Mode. It is not used in 8-bit UART Mode. Set or cleared by software as required. Bit2: RB80: Ninth Receive Bit. RB80 is assigned the value of the STOP bit in Mode 0; it is assigned the value of the 9th data bit in Mode 1. Bit1: TIO: Transmit Interrupt Flag. Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in 8bit UART Mode, or at the beginning of the STOP bit in 9-bit UART Mode). When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manually by software. Bit0: RIO: Receive Interrupt Flag. Set to 1 by hardware when a byte of data has been received by UART0 (set at the STOP bit sampling time). When the UART0 interrupt is enabled, setting this bit to 1 causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manually by software.



17. LIN (C8051F520/0A/3/3A/6/6A and C8051F530/0A/3/3A/6/6A)

Important Note: This chapter assumes an understanding of the Local Interconnect Network (LIN) protocol. For more information about the LIN protocol, including specifications, please refer to the LIN consortium (http://www.lin-subbus.org/).

LIN is an asynchronous, serial communications interface used primarily in automotive networks. The Silicon Laboratories LIN controller is compliant to the 2.1 Specification, implements a complete hardware LIN interface, and includes the following features:

- Selectable Master and Slave modes.
- Automatic baud rate option in slave mode
- The internal oscillator is accurate to within 0.5% of 24.5 MHz across the entire temperature range and for VDD voltages greater than or equal to the minimum output of the on-chip voltage regulator, so an external oscillator is not necessary for master mode operation for most systems.

Note: The minimum system clock (SYSCLK) required when using the LIN peripheral is 8 MHz.



Figure 17.1. LIN Block Diagram

The LIN peripheral has four main components:

- 1. LIN Access Registers—Provide the interface between the MCU core and the LIN peripheral.
- 2. LIN Data Registers—Where transmitted and received message data bytes are stored.
- 3. LIN Control Registers—Control the functionality of the LIN interface.
- 4. Control State Machine and Bit Streaming Logic—Contains the hardware that serializes messages and controls the bus timing of the controller.



17.4. LIN Slave Mode Operation

When the device is configured for slave mode operation, it must wait for a command from a master node. Access from the firmware to data buffer and ID registers of the LIN peripheral is only possible when a data request is pending (DTREQ bit (LIN0ST.4) is 1) and also when the LIN bus is not active (ACTIVE bit (LIN0ST.7) is set to 0).

The LIN peripheral in slave mode detects the header of the message frame sent by the LIN master. If slave synchronization is enabled (autobaud), the slave synchronizes its internal bit time to the master bit time.

The LIN peripheral configured for slave mode will generated an interrupt in one of three situations:

- 1. After the reception of the IDENTIFIER FIELD.
- 2. When an error is detected.
- 3. When the message transfer is completed.

The application should perform the following steps when an interrupt is detected:

- 1. Check the status of the DTREQ bit (LIN0ST.4). This bit is set when the IDENTIFIER FIELD has been received.
- 2. If DTREQ (LIN0ST.4) is set, read the identifier from LIN0ID and process it. If DTREQ (LIN0ST.4) is not set, continue to step 7.
- 3. Set the TXRX bit (LIN0CTRL.5) to 1 if the current frame is a transmit operation for the slave and set to 0 if the current frame is a receive operation for the slave.
- 4. Load the data length into LIN0SIZE.
- 5. For a slave transmit operation, load the data to transmit into the data buffer.
- 6. Set the DTACK bit (LIN0CTRL.4). Continue to step 10.
- 7. If DTREQ (LIN0ST.4) is not set, check the DONE bit (LIN0ST.0). The transmission was successful if the DONE bit is set.
- 8. If the transmission was successful and the current frame was a receive operation for the slave, load the received data bytes from the data buffer.
- 9. If the transmission was not successful, check LIN0ERR to determine the nature of the error. Further error handling has to be done by the application.
- 10.Set the RSTINT (LIN0CTRL.3) and RSTERR bits (LIN0CTRL.2) to reset the interrupt request and the error flags.

In addition to these steps, the application should be aware of the following:

- 1. If the current frame is a transmit operation for the slave, steps 1 through 5 must be completed during the IN-FRAME RESPONSE SPACE. If it is not completed in time, a timeout will be detected by the master.
- 2. If the current frame is a receive operation for the slave, steps 1 through 5 have to be finished until the reception of the first byte after the IDENTIFIER FIELD. Otherwise, the internal receive buffer of the LIN peripheral will be overwritten and a timeout error will be detected in the LIN peripheral.
- 3. The LIN module does not directly support LIN Version 1.3 Extended Frames. If the application detects an unknown identifier (e.g. extended identifier), it has to write a 1 to the STOP bit (LINOCTRL.7) instead of setting the DTACK (LINOCTRL.4) bit. At that time, steps 2 through 5 can then be skipped. In this situation, the LIN peripheral stops the processing of the LIN communication until the next SYNC BREAK is received.
- 4. Changing the configuration of the checksum during a transaction will cause the interface to reset and the transaction to be lost. To prevent this, the checksum should not be configured while a transaction is



SFR Definition 17.12. LIN0CTRL: LIN0 Control Register

W	W	W	R/W	R/W	R/W	R/W	R/W	Reset Value
STOP	SLEEP	TXRX	DTACK	RSTINT	RSTERR	WUPREQ	STREQ	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							Address:	0x08 (indirect)
Bit7:	STOP: Stop	Communic	ation Proce	ssing Bit (s	lave mode	only).		
	This bit is to	be set by th	ne applicatio	on to block	the process	sing of the LI	N Commun	ications
	until the next	t SYNCH B	REAK signa	al. It is used	I when the a	application is	handling a	data
	request inter	rupt and ca	nnot use th	e frame cor	itent with th	e received id	entitier (alv	ays reads
Bit6.	U). SI FED: Slow	an Mode W	arning					
Ditto.	This bit is to	be set by th	ne applicati	on to warn t	he nerinhei	ral that a Slee	en Mode Fi	rame was
	received and	that the B	us is in slee	p mode or	if a Bus Idle	timeout inte	rrupt is rea	uested.
	The applicat	ion must re	set it when	a Wake-Up	interrupt is	requested.		
Bit5:	TXRX: Trans	smit/Receiv	e Selection	Bit.		·		
	This bit dete	rmines if the	e current fra	ame is a tra	nsmit frame	e or a receive	e frame.	
	0: Current fra	ame is a reo	ceive opera	tion.				
D ¹ /4	1: Current fra	ame is a tra	insmit opera	ation.	• `			
Bit4:	DTACK: Dat	a acknowle	dge bit (sla	ve mode o	nly).		ofor The b	
	Set to 1 alter	r nandling a	by the LIN	st interrupt	to acknowle	eage the tran	isier. The b	it will auto-
Bit3	RSTINT Inte	srrunt Rese	t hit	Controller.				
Bito.	This bit alwa	vs reads as	s 0.					
	0: No effect.	<i>j</i>						
	1: Reset the	LININT bit	(LIN0ST.3).					
Bit2:	RSTERR: Er	rror Reset E	Bit.					
	This bit alwa	ys reads as	s 0.					
	0: No effect.		LINIOOT					
D:14	1: Reset the	error bits in	LINUST ar	Id LINUERI	۲.			
DITI.	Set to 1 to te	vake-up Re arminato slo	equest bit.	, sondina a	wakoun sid	nal The hit	will automa	utically be
	cleared to 0	by the LIN	controller	y senuing a	wakeup sig	griai. The bit		lically be
Bit0:	STREQ: Sta	rt Request	Bit (master	mode only	<i>(</i>).			
	1: Start a LIN	v transmiss	ion. This sh	ould be set	only after l	oading the id	entifier, dat	ta length
	and data buf	fer if neces	sary.		-	-		-
	The bit is res	set to 0 upo	n transmiss	ion comple	tion or erroi	r detection.		



SFR Definition 18.3. CKCON: Clock Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
_	_	T2MH	T2ML	T1M	TOM	SCA1	SCA0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
							SFR Address	0x8E
Bit7–6:	RESERVE	D . Read = 0	b; Must write	e 0b.				
Bit5:	T2MH: Tim	her 2 High B	yte Clock Se	elect.	0 hiah hu	a if Tim or O i		lin anlit O
	hit timer m	ode T2MH	ck supplied t is ignored if	0 the Timer Timer 2 is ii	∠ nign byi anv othei	r mode	is conligured	a in split 8-
	0. Timer 2	high byte us	es the clock	defined by	the T2XC	l K bit in TMF	R2CN	
	1: Timer 2	high byte us	ses the syste	m clock.				
Bit4:	T2ML: Tim	er 2 Low By	te Clock Sel	ect.				
	This bit se	ects the clo	ck supplied t	o Timer 2. I	f Timer 2 is	s configured	in split 8-bit	timer
	mode, this	bit selects t	he clock sup	plied to the	lower 8-bi	t timer.		
	0: Timer 2	low byte use	es the clock	defined by t	he I2XCL	K bit in TMR	2CN.	
Bit3.	T. Himer∠ T1M· Time	r 1 Clock Se	es the system	II CIUCK.				
Bito.	This select	the clock so	ource supplie	ed to Timer	1. T1M is i	anored wher	n C/T1 is set	to loaic 1.
	0: Timer 1	uses the clo	ck defined b	y the presc	ale bits, So	CA1–SCA0.		
	1: Timer 1	uses the sys	stem clock.					
Bit2:	TOM: Time	r 0 Clock Se	elect.					
	This bit se	ects the clo	ck source su	pplied to Ti	mer 0. TON	I is ignored	when C/T0 i	s set to
	logic 1.	/Timor 0 use	s the clock (defined by t	ha nrascal	o hite SCA1	_9040	
	1: Counter	/Timer 0 use	s the system	n clock	ne prescai		-3070.	
Bits1-0:	SCA1-SC	A0: Timer 0/	1 Prescale E	Bits.				
	These bits	control the	division of th	e clock sup	plied to Tir	mer 0 and Tii	mer 1 if conf	igured to
	use presca	led clock in	outs.					
	8044	8040	Droco					
	JUAT	JUAU	Flesc					
	0	0 S	ystem clock	divided by	12			
	0	1 S	ystem clock	divided by	4			
	1	0 S	ystem clock	divided by	48			
	1	1 E	xternal clock	divided by	8			
	Note: Exte	ernal clock d	ivided by 8 is	synchroniz	ed with			
	the syster	n clock.						



19.2.4. Frequency Output Mode

Frequency Output Mode produces a programmable-frequency square wave on the module's associated CEXn pin. The capture/compare module high byte holds the number of PCA clocks to count before the output is toggled. The frequency of the square wave is then defined by Equation 19.1.

$$F_{CEXn} = \frac{F_{PCA}}{2 \times PCA0CPHn}$$

Note: A value of 0x00 in the PCA0CPHn register is equal to 256 for this equation.

Equation 19.1. Square Wave Frequency Output

Where F_{PCA} is the frequency of the clock selected by the CPS2-0 bits in the PCA mode register, PCA0MD. The lower byte of the capture/compare module is compared to the PCA counter low byte; on a match, CEXn is toggled and the offset held in the high byte is added to the matched value in PCA0CPLn. Frequency Output Mode is enabled by setting the ECOMn, TOGn, and PWMn bits in the PCA0CPMn register.



Figure 19.7. PCA Frequency Output Mode



19.3.2. Watchdog Timer Usage

To configure the WDT, perform the following tasks:

- Disable the WDT by writing a 0 to the WDTE bit.
- Select the desired PCA clock source (with the CPS2-CPS0 bits).
- Load PCA0CPL2 with the desired WDT update offset value.
- Configure the PCA Idle mode (set CIDL if the WDT should be suspended while the CPU is in Idle mode).
- Enable the WDT by setting the WDTE bit to 1.

The PCA clock source and Idle mode select cannot be changed while the WDT is enabled. The watchdog timer is enabled by setting the WDTE or WDLCK bits in the PCA0MD register. When WDLCK is set, the WDT cannot be disabled until the next system reset. If WDLCK is not set, the WDT is disabled by clearing the WDTE bit.

The WDT is enabled following any reset. The PCA0 counter clock defaults to the system clock divided by 12, PCA0L defaults to 0x00, and PCA0CPL2 defaults to 0x00. Using Equation 19.4, this results in a WDT timeout interval of 3072 system clock cycles. Table 19.3 lists some example timeout intervals for typical system clocks.

System Clock (Hz)	PCA0CPL2	Timeout Interval (ms)				
24,500,000	255	32.1				
24,500,000	128	16.2				
24,500,000	32	4.1				
18,432,000	255	42.7				
18,432,000	128	21.5				
18,432,000	32	5.5				
11,059,200	255	71.1				
11,059,200	128	35.8				
11,059,200	32	9.2				
3,062,500	255	257				
3,062,500	128	129.5				
3,062,500	32	33.1				
191,406 ²	255	4109				
191,406 ²	128	2070				
191,406 ²	32	530				
32,000	255	24576				
32,000	128	12384				
32,000	32	3168				
Notes: 1. Assumes SYSCLK	/ 12 as the PCA cloc	k source, and a PCA0L				
value of 0x00 at the update time.						

Table 19.3. Watchdog Timer Timeout Intervals¹

2. Internal oscillator reset frequency.



SFR Definition 19.4. PCA0L: PCA Counter/Timer Low Byte



SFR Definition 19.5. PCA0H: PCA Counter/Timer High Byte



SFR Definition 19.6. PCA0CPLn: PCA Capture Module Low Byte



SFR Definition 19.7. PCA0CPHn: PCA Capture Module High Byte







Figure 20.3. Device Package—DFN 10

20.2. Reset Pin Behavior

The reset behavior differs between the silicon revisions of C8051F52x/52xA/F53x/F53xA devices. The differences affect the state of the RST pin during a VDD Monitor reset.

On Revision A devices, a V_{DD} Monitor reset does not affect the state of the \overline{RST} pin. On Revision B and Revision C devices, a V_{DD} Monitor reset will pull the \overline{RST} pin low for the duration of the brownout condition.

20.3. Reset Time Delay

The reset time delay differs between the silicon revisions of C8051F52x/52xA/F53x/F53xA devices.

On Revision A devices, the reset time delay will be as long as 80 ms following a power-on reset, meaning it can take up to 80 ms to begin code execution. Subsequent resets will not cause the long delay. On Revision B and Revision C devices, the startup time is around 350 μ s, specified as T_{PORDELAY} in Table 2.8, "Reset Electrical Characteristics," on page 32.

20.4. V_{DD} Monitors and V_{DD} Ramp Time

The number of V_{DD} monitors and definition of " V_{DD} ramp time" differs between the silicon revisions of C8051F52x/52xA/F53x/F53xA devices.

On Revision A and Revision B devices, the only V_{DD} monitor present is the standard V_{DD} monitor (VDD-MON0). On these devices, the V_{DD} ramp time is defined as how fast V_{DD} ramps from 0 V to V_{RST} . Here, V_{RST} is the $V_{RST-LOW}$ threshold of VDDMON0 specified in Table 2.8, "Reset Electrical Characteristics," on page 32. The maximum V_{DD} ramp time for these devices is 1 ms; slower ramp times may cause the device to be released from reset before V_{DD} reaches the $V_{RST-LOW}$ level.

Revision C devices include two V_{DD} monitors: a standard V_{DD} monitor (VDDMON0) and a level-sensitive V_{DD} monitor (VDDMON1). See Section 11.2 on page 108 for more details. On these devices, the V_{DD} ramp time is defined as how fast V_{DD} ramps from 0 V to V_{RST1} . V_{RST1} is specified in Table 2.8, "Reset Electrical Characteristics," on page 32 as the threshold of the new level-sensitive V_{DD} monitor (VDD-MON1). This new V_{DD} monitor will hold the device in reset until V_{DD} reaches the V_{RST1} level irrespective of the length of the V_{DD} ramp time.

Note: Please refer to Section "11.2.1. VDD Monitor Thresholds and Minimum VDD" on page 108 for recommendations related to minimum V_{DD}.



21.2. C2 Pin Sharing

The C2 protocol allows the C2 pins to be shared with user functions so that in-system debugging and Flash programming functions may be performed. This is possible because C2 communication is typically performed when the device is in the halt state, where all on-chip peripherals and user software are stalled. In this halted state, the C2 interface can safely 'borrow' the C2CK (/RST) and C2D (P0.1 or P0.6) pins. In most applications, external resistors are required to isolate C2 interface traffic from the user application. A typical isolation configuration is shown in Figure 21.1.



Figure 21.1. Typical C2 Pin Sharing

The configuration in Figure 21.1 assumes the following:

- 1. The user input (b) cannot change state while the target device is halted.
- 2. The /RST pin on the target device is used as an input only.

Additional resistors may be necessary depending on the specific application.



- Replaced minimum VDD value for Flash write/erase operations in Table 2.9 on page 33 with references to the V_{RST-HIGH} theshold specified in Table 2.8 on page 32.
- Removed Output Low Voltage values for condition 'V_{REGIN} = 1.8 V' from Table 2.10, "Port I/O DC Electrical Characteristics," on page 33.
- Corrected minor typo ("IFCN = 111b") in Table 2.11, "Internal Oscillator Electrical Characteristics," on page 34.
- Removed the typical value and added the maximum value for the 'Wake-up Time From Suspend' specification with the 'ZTCEN = 0' condition in Table 2.11, "Internal Oscillator Electrical Characteristics," on page 34.
- Added Internal Oscillator Supply current values at specific temperatures for conditions 'ZTCEN = 1' and 'ZTCEN = 0' in Table 2.11, "Internal Oscillator Electrical Characteristics," on page 34. Also updated the table name to clarify that the specifications apply to the internal oscillator.
- Updated Section "1.1. Ordering Information" on page 14 and Table 1.1 with new C8051F52x-C/F53x-C part numbers.
- Updated Table 1.2, "Product Selection Guide (Not Recommended for New Designs)," on page 15 to include C8051F52xA/F53xA part numbers.
- Updated Figure 1.1, Figure 1.2, Figure 1.3, and Figure 1.4 titles to clarify applicable silicon revisions.
- Added figure references to pinout diagrams (Figure 3.1, Figure 3.4, and Figure 3.7) and updated labels to clarify applicable part numbers.
- Updated Table 3.1, Table 3.4, and Table 3.7 to indicate pinouts applicable to C8051F52x-C/F53x-C devices.
- Added note in Section "6. Voltage Regulator (REG0)" on page 74 to indicate the need for bypass capacitors for voltage regulator stability.
- Updated Figure 11.1 on Page 106 and text in Section "11.1. Power-On Reset" on page 107 and Section "11.2. Power-Fail Reset / VDD Monitors (VDDMON0 and VDDMON1)" on page 108 to describe the new level-sensitive V_{DD} monitor (VDDMON1).
- Updated SFR Definition 11.1. "VDDMON: VDD Monitor Control" on page 109 to include the VDM1EN bit (bit 4) that controls the new level-sensitive V_{DD} monitor (VDDMON1).
- Added notes in Section 11.1 on page 107, Section 11.2 on page 108, and Section 11.3 on page 110 with references to relevant parts of Section "20. Device Specific Behavior" on page 210.
- Moved some notes related to VDD Monitor (VDDMON0) High Threshold setting (V_{RST-HIGH}) from Section 11.2 on page 108 to Section 20.5 on page 212 in Section "20. Device Specific Behavior".
- Added Section "11.2.1. VDD Monitor Thresholds and Minimum VDD" on page 108 to describe the recommendations for minimum V_{DD} as it relates to the V_{DD} monitor thresholds.
- Clarified text in Section "11.7. Flash Error Reset" on page 110.
- Clarified text in items 2, 3 and 4 in Section "12.2.1. V_{DD} Maintenance and the V_{DD} monitor" on page 115 to reference appropriate specification tables and specify "VDDMON0".

