E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	16
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.25V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f531-c-it

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 3.9. QFN-20 Landing Diagram Dimensions

Symbol	Min	Max
C1	3.90	4.00
C2	3.90	4.00
E	0.50 BS	SC.
X1	0.20	0.30
X2	2.75	2.85
Y1	0.65	0.75
Y2	2.75	2.85

Notes:

<u>General</u>

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This land pattern design is based on the IPC-7351 guidelines.

<u>Solder Mask Design</u>

 All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

Stencil Design

- **4.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- **6.** The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 7. A 2x2 array of 1.10 x 1.10 mm openings on 1.30 mm pitch should be used for the center ground pad.

Card Assembly

- 8. A No-Clean, Type-3 solder paste is recommended.
- **9.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



4.3. ADC0 Operation

In a typical system, ADC0 is configured using the following steps:

- 1. If a gain adjustment is required, refer to Section "4.4. Selectable Gain" on page 60.
- 2. Choose the start of conversion source.
- 3. Choose Normal Mode or Burst Mode operation.
- 4. If Burst Mode, choose the ADC0 Idle Power State and set the Power-Up Time.
- 5. Choose the tracking mode. Note that Pre-Tracking Mode can only be used with Normal Mode.
- 6. Calculate required settling time and set the post convert-start tracking time using the AD0TK bits.
- 7. Choose the repeat count.
- 8. Choose the output word justification (Right-Justified or Left-Justified).
- 9. Enable or disable the End of Conversion and Window Comparator Interrupts.

4.3.1. Starting a Conversion

A conversion can be initiated in one of four ways, depending on the programmed states of the ADC0 Start of Conversion Mode bits (AD0CM1–0) in register ADC0CN. Conversions may be initiated by one of the following:

- Writing a 1 to the AD0BUSY bit of register ADC0CN
- A rising edge on the CNVSTR input signal (pin P0.6)
- A Timer 1 overflow (i.e., timed continuous conversions)
- A Timer 2 overflow (i.e., timed continuous conversions)

Writing a 1 to AD0BUSY provides software control of ADC0 whereby conversions are performed "ondemand." During conversion, the AD0BUSY bit is set to logic 1 and reset to logic 0 when the conversion is complete. The falling edge of AD0BUSY triggers an interrupt (when enabled) and sets the ADC0 interrupt flag (AD0INT). Note: When polling for ADC conversion completions, the ADC0 interrupt flag (AD0INT) should be used. Converted data is available in the ADC0 data registers, ADC0H:ADC0L, when bit AD0INT is logic 1. Note that when Timer 2 overflows are used as the conversion source, Low Byte overflows are used if Timer2 is in 8-bit mode; High byte overflows are used if Timer 2 is in 16-bit mode. See Section "18. Timers" on page 182 for timer configuration.

Important Note: The CNVSTR input pin also functions as Port pin P0.5 on C8051F52x/52xA devices and P1.2 on C8051F53x/53xA devices. When the CNVSTR input is used as the ADC0 conversion source, Port pin P0.5 or P1.2 should be skipped by the Digital Crossbar. To configure the Crossbar to skip P0.5 or P1.2, set to 1 to the appropriate bit in the PnSKIP register. See Section "13. Port Input/Output" on page 120 for details on Port I/O configuration.

4.3.2. Tracking Modes

Each ADC0 conversion must be preceded by a minimum tracking time for the converted result to be accurate, as shown in Table 2.3 on page 28. ADC0 has three tracking modes: Pre-Tracking, Post-Tracking, and Dual-Tracking. Pre-Tracking Mode provides the minimum delay between the convert start signal and end of conversion by tracking continuously before the convert start signal. This mode requires software management in order to meet minimum tracking requirements. In Post-Tracking Mode, a programmable tracking time starts after the convert start signal and is managed by hardware. Dual-Tracking Mode maximizes tracking time by tracking before and after the convert start signal. Figure 4.3 shows examples of the three tracking modes.

Pre-Tracking Mode is selected when AD0TM is set to 10b. Conversions are started immediately following the convert start signal. ADC0 is tracking continuously when not performing a conversion. Software must allow at least the minimum tracking time between each end of conversion and the next convert start signal. The minimum tracking time must also be met prior to the first convert start signal after ADC0 is enabled.



4.3.6. Settling Time Requirements

A minimum tracking time is required before an accurate conversion can be performed. This tracking time is determined by the AMUX0 resistance, the ADC0 sampling capacitance, any external source resistance, and the accuracy required for the conversion.

Figure 4.6 shows the equivalent ADC0 input circuit. The required ADC0 settling time for a given settling accuracy (SA) may be approximated by Equation 4.1. When measuring the Temperature Sensor output, use the settling time specified in Table 2.3 on page 28. See Table 2.3 on page 28 for ADC0 minimum settling time requirements.

$$t = \ln\left(\frac{2^n}{SA}\right) \times R_{TOTAL} C_{SAMPLE}$$

Equation 4.1. ADC0 Settling Time Requirements

Where:

SA is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within 1/4 LSB) *t* is the required settling time in seconds

 R_{TOTAL} is the sum of the AMUX0 resistance and any external source resistance.

n is the ADC resolution in bits (12).



Figure 4.6. ADC0 Equivalent Input Circuits

4.4. Selectable Gain

ADC0 on the C8051F52x/52xA/53x/53xA family of devices implements a selectable gain adjustment option. By writing a value to the gain adjust address range, the user can select gain values between 0 and 1.016.

For example, three analog sources to be measured have full-scale outputs of 5.0 V, 4.0 V, and 3.0 V, respectively. Each ADC measurement would ideally use the full dynamic range of the ADC with an internal voltage reference of 1.5 V or 2.2 V (set to 2.2 V for this example). When selecting signal one (5.0 V full-scale), a gain value of 0.44 (5 V full scale * 0.44 = 2.2 V full scale) provides a full-scale signal of 2.2 V when the input signal is 5.0 V. Likewise, a gain value of 0.55 (4 V full scale * 0.55 = 2.2 V full scale) for the second source and 0.73 (3 V full scale * 0.73 = 2.2 V full scale) for the third source provide full-scale ADCO measurements when the input signal is full-scale.

Additionally, some sensors or other input sources have small part-to-part variations that must be accounted for to achieve accurate results. In this case, the programmable gain value could be used as a calibration value to eliminate these part-to-part variations.



5. Voltage Reference

The Voltage reference MUX on C8051F52x/F52xA/F53x/F53xA devices is configurable to use an externally connected voltage reference, the internal reference voltage generator, or the V_{DD} power supply voltage (see Figure 5.1). The REFSL bit in the Reference Control register (REF0CN) selects the reference source. For an external source or the internal reference applied to the V_{REF} pin, REFSL should be set to 0. To use V_{DD} as the reference source, REFSL should be set to 1.

The BIASE bit enables the internal voltage bias generator, which is used by the ADC, Temperature Sensor, and internal oscillators. This bit is forced to logic 1 when any of the aforementioned peripherals are enabled. The bias generator may be enabled manually by writing a 1 to the BIASE bit in register REFOCN; see SFR Definition 5.1 for REFOCN register details. The electrical specifications for the voltage reference circuit are given in Table 2.5 on page 29.

The internal voltage reference circuit consists of a temperature stable bandgap voltage reference generator and a gain-of-two output buffer amplifier. The output voltage is selectable between 1.5 V and 2.2 V. The internal voltage reference can be driven out on the V_{REF} pin by setting the REFBE bit in register REF0CN to a 1 (see Figure 5.1). The load seen by the V_{REF} pin must draw less than 200 µA to GND. When using the internal voltage reference, bypass capacitors of 0.1 µF and 4.7 µF are recommended from the V_{REF} pin to GND. If the internal reference is not used, the REFBE bit should be cleared to 0. Electrical specifications for the internal voltage reference are given in Table 2.5 on page 29.



Figure 5.1. Voltage Reference Functional Block Diagram



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	Reset Valu
CY	AC	F0	RS1	RS0	OV	F1	PARITY	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit
							SFR Address	: 0xD0
Bit7:	CY: Carry	/ Flag.						
	This bit is	set when	the last arithmet	ic operatio	n resulted i	n a carry (a	addition) or a	a borrow
	(subtracti	on). It is cl	eared to 0 by all	other arith	metic opera	ations.	,	
it6:	AC: Auxil	iary Carry	Flag					
	This bit is	set when	the last arithmeti	c operatior	resulted in	a carry int	o (addition)	or a borro
	from (sub	traction) th	ne high order nib	ble. It is cle	eared to 0 b	by all other	arithmetic o	perations
it5:	F0: User	Flag 0.						
	This is a	bit-address	sable, general pu	urpose flag	for use une	der softwar	e control.	
its4–3:	RS1-RS): Register	Bank Select.					
	These bit	s select wi	nich register ban	k is used c	uring regis	ter accesse	es.	
	RS1	RS0	Register Bank	Addr	ess			
	RS1 0	RS0 0	Register Bank	Addr 0x00–0x0	ess 7			
	RS1 0 0	RS0 0 1	Register Bank 0 1	Addr 0x00–0x0 0x08–0x0	ess 7 F			
	RS1 0 0 1	RS0 0 1 0	Register Bank 0 1 2	Addr 0x00–0x0 0x08–0x0 0x10–0x1	ess 7 F 7			
	RS1 0 0 1 1	RS0 0 1 0 1	Register Bank 0 1 2 3	Addr 0x00-0x0 0x08-0x0 0x10-0x1 0x18-0x1	ess 7 F 7 F			
	RS1 0 1 1	RS0 0 1 0 1	Register Bank 0 1 2 3	Addr 0x00-0x0 0x08-0x0 0x10-0x1 0x18-0x1	ess 7 F 7 F			
sit2:	RS1 0 1 1 0 V: Over	RS0 0 1 0 1 flow Flag.	Register Bank 0 1 2 3	Addr 0x00-0x0 0x08-0x0 0x10-0x1 0x18-0x1	ess 7 F 7 F			
lit2:	RS1 0 1 1 OV: Over This bit is	RS0 0 1 0 1 flow Flag.	Register Bank 0 1 2 3 nder the followin	Addr 0x00-0x0 0x08-0x0 0x10-0x1 0x18-0x1 g circumst	ess 7 F 7 F ances:			
Sit2:	RS1 0 1 1 OV: Over This bit is • An ADD	RS0 0 1 0 1 flow Flag. set to 1 u , ADDC, o	Register Bank 0 1 2 3 nder the followin r SUBB instructio	Addr 0x00-0x0 0x08-0x0 0x10-0x1 0x18-0x1 g circumst on causes	ess 7 F 7 F F ances: a sign-chai	nge overflo	w.	
Sit2:	RS1 0 1 1 OV: Over This bit is • An ADD • A MUL	RS0 0 1 0 1 flow Flag. set to 1 u , ADDC, o nstruction	Register Bank 0 1 2 3 nder the followin r SUBB instruction results in an over	Addr 0x00-0x0 0x08-0x0 0x10-0x1 0x18-0x1 g circumst on causes	ess 7 F 7 F ances: a sign-chai	nge overflo r than 255)	W.	
Sit2:	RS1 0 1 1 1 OV: Over This bit is • An ADD • A MUL i • A DIV ir	RS0 0 1 0 1 flow Flag. set to 1 u b, ADDC, o nstruction istruction of	Register Bank 0 1 2 3 nder the followin r SUBB instruction results in an over causes a divide-b	Addr 0x00-0x0 0x08-0x0 0x10-0x1 0x18-0x1 g circumst on causes erflow (resu	ess 7 F 7 F ances: a sign-chai ilt is greate ndition.	nge overflo r than 255)	w.	
Bit2:	RS1 0 1 1 OV : Over This bit is • An ADD • A MUL • A DIV ir The OV b	RS0 0 1 0 1 flow Flag. set to 1 u 0, ADDC, o instruction struction c it is cleare	Register Bank 0 1 2 3 nder the followin r SUBB instruction results in an over causes a divide-back d to 0 by the AD	Addr 0x00-0x0 0x08-0x0 0x10-0x1 0x18-0x1 g circumst on causes erflow (resu by-zero cor D, ADDC,	ess 7 F 7 F ances: a sign-chai alt is greate adition. SUBB, MU	nge overflo r than 255) L, and DIV	w. instructions	in all oth
Sit2:	RS1 0 1 1 0 V: Over This bit is • An ADD • A MUL i • A DIV ir The OV k cases.	RS0 0 1 0 1 flow Flag. set to 1 u 0, ADDC, o instruction struction wit is cleare	Register Bank 0 1 2 3 nder the followin r SUBB instruction results in an over causes a divide-back d to 0 by the AD	Addr 0x00-0x0 0x08-0x0 0x10-0x1 0x18-0x1 g circumst on causes erflow (resu by-zero cor D, ADDC,	ess 7 F 7 F ances: a sign-chai alt is greate ndition. SUBB, MU	nge overflo r than 255) L, and DIV	w. instructions	in all oth
iit2: iit1:	RS1 0 1 1 0 V: Over This bit is • An ADD • A MUL • A DIV ir The OV b cases. F1: User This is a	RS0 0 1 0 1 flow Flag. set to 1 u b, ADDC, o instruction struction bit is cleare Flag 1.	Register Bank 0 1 2 3 nder the followin r SUBB instruction results in an over causes a divide-back d to 0 by the AD	Addr 0x00–0x0 0x08–0x0 0x10–0x1 0x18–0x1 g circumst on causes erflow (resu by-zero cor D, ADDC,	ess 7 F 7 F 7 F ances: a sign-chai alt is greate adition. SUBB, MU	nge overflo r than 255) L, and DIV	w. instructions	in all oth
Sit2: Sit1:	RS1 0 1 1 1 OV: Over This bit is • An ADD • A MUL i • A DIV ir The OV b cases. F1: User This is a DAPITY:	RS0 0 1 0 1 flow Flag. set to 1 u b, ADDC, o instruction struction bit is cleare Flag 1. bit-address Parity Flag	Register Bank 0 1 2 3 Inder the followin r SUBB instruction results in an over causes a divide-b d to 0 by the AD sable, general pute	Addr 0x00–0x0 0x08–0x0 0x10–0x1 0x18–0x1 g circumst on causes erflow (resu by-zero cor D, ADDC,	ess 7 F 7 F ances: a sign-chan It is greate ndition. SUBB, MU for use und	nge overflo r than 255) L, and DIV der softwar	w. instructions e control.	in all oth
3it2: 3it1: 3it1:	RS1 0 1 1 1 OV: Over This bit is • An ADD • A MUL i • A DIV ir The OV b cases. F1: User This is a PARITY: This bit is	RS0 0 1 0 1 flow Flag. set to 1 u , ADDC, o instruction struction istruction o it is cleare Flag 1. bit-address Parity Flag	Register Bank 0 1 2 3 nder the followin r SUBB instruction results in an over causes a divide-back d to 0 by the AD sable, general pugation p. the sum of the exit	Addr 0x00-0x0 0x08-0x0 0x10-0x1 0x18-0x1 g circumst on causes erflow (resu by-zero cor D, ADDC, urpose flag	ess 7 F 7 F 7 F ances: a sign-chai at sign-chai it is greate adition. SUBB, MU for use und	nge overflo r than 255) L, and DIV der softwar	w. instructions re control.	in all othe





SFR Definition 10.3. EIE1: Extended Interrupt Enable 1

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
EMAT	EREG0	ELIN	ECPR	ECPF	EPCA0	EADC0	EWADC0	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-			
							SFR Address	: 0xE6			
Bit7:	EMAT: Enab	le Port Mat	ch Interrupt								
	This bit sets	the maskin	g of the Por	t Match inte	errupt.						
	0: Disable the Port Match interrupt.										
Bit6.	T: Enable the	e Port Matc	n interrupt.	Intorrunt							
Dito.	This hit sets	the maskin	a of the Vol	tade Redul	ator Dropou	t interrunt					
	0: Disable th	e Voltage F	Regulator Dr	opout inter	rupt.	e interrupt.					
	1: Enable the	e Voltage R	egulator Dr	opout interi	upt.						
Bit5:	ELIN: Enable	e LIN Interr	upt.	•	•						
	This bit sets	the maskin	g of the LIN	interrupt.							
	0: Disable LI	N interrupts	S.								
D '//	1: Enable LI	N interrupt	requests.	– 1 1. (.							
Bit4:	ECPR: Enab	the monking	ator U Rising	g Edge Inte	rrupt Igo intorrupt						
	0. Disable C	PO Risina F	dae Interru	o Rising Eu	ige interrupt						
	1: Enable C	20 Rising E	dae Interrur	pt. Dt.							
Bit3:	ECPF: Enab	le Compara	ator 0 Falling	g Edge Inte	rrupt						
	This bit sets	the maskin	g of the CP	0 Falling Ed	dge interrup	t.					
	0: Disable C	P0 Falling I	Edge Interru	ıpt.							
-	1: Enable CF	P0 Falling E	dge Interru	pt.	(
Bit2:	EPCA0: Ena	able Program	mmable Co	unter Array	(PCA0) Inte	errupt.					
	0: Disable al	The maskin	g of the PC	AU Interrup	IS.						
	1: Enable int	errunt requ	ests denera	ted by PCA	0						
Bit1:	EADCO: Ena	able ADC0	Conversion	Complete I	nterrupt.						
	This bit sets	the maskin	g of the AD	C0 Convers	sion Comple	ete interrup	ot.				
	0: Disable A	DC0 Conve	rsion Comp	lete interru	pt.	-					
	1: Enable int	errupt requ	ests genera	ted by the	AD0INT flag] .					
Bit0:	EWADC0: E	nable ADC	0 Window C	Comparison	Interrupt.						
	I his bit sets	the maskin	g of the AD	CO WINDOW	Compariso	on interrupt	•				
	1. Enable int	errunt requ	ests denera	ited hv the	n. AD0\//INT fl	ad					
		onuprioqu	Solo genera			uy.					



12.2. Flash Write and Erase Guidelines

Any system which contains routines which write or erase Flash memory from software involves some risk that the write or erase routines will execute unintentionally if the CPU is operating outside its specified operating range of V_{DD} , system clock frequency, or temperature. This accidental execution of Flash modi-fying code can result in alteration of Flash memory contents causing a system failure that is only recoverable by re-Flashing the code in the device.

The following guidelines are recommended for any system which contains routines which write or erase Flash from code.

12.2.1. V_{DD} Maintenance and the V_{DD} monitor

- 1. If the system power supply is subject to voltage or current "spikes," add sufficient transient protection devices to the power supply to ensure that the supply voltages listed in the Absolute Maximum Ratings table are not exceeded.
- Make certain that the maximum V_{DD} ramp time specification (if applicable) is met. See Section 20.4 on page 211 for more details on V_{DD} ramp time. If th<u>e sy</u>stem cannot meet this ramp time specification, then add an external V_{DD} brownout circuit to the RST pin of th<u>e</u> device that holds the device in reset until V_{DD} reaches the minimum specified V_{DD} and re-asserts RST if V_{DD} drops belowthat level. V_{DD} (min) is specified in Table 2.2 on page 26.
- 3. Enable the on-chip V_{DD} monitor (VDDMON0) and enable it as a reset source as early in code as possible. This should be the first set of instructions executed after the Reset Vector. For C-based systems, this will involve modifying the startup code added by the C compiler. See your compiler documentation for more details. Make certain that there are no delays in software between enabling the V_{DD} monitor (VDDMON0) and enabling it as a reset source. Code examples showing this can be found in "AN201: Writing to Flash from Firmware", available from the Silicon Laboratories web site.
- 4. As an added precaution, explicitly enable the V_{DD} monitor (VDDMON0) and enable the V_{DD} monitor as a reset source inside the functions that write and erase Flash memory. The V_{DD} monitor enable instructions should be placed just after the instruction to set PSWE to a 1, but before the Flash write or erase operation instruction.
- Make certain that all writes to the RSTSRC (Reset Sources) register use direct assignment operators and explicitly DO NOT use the bit-wise operators (such as AND or OR). For example, "RSTSRC = 0x02" is correct. "RSTSRC |= 0x02" is incorrect.
- 6. Make certain that all writes to the RSTSRC register explicitly set the PORSF bit to a 1. Areas to check are initialization code which enables other reset sources, such as the Missing Clock Detector or Comparator, for example, and instructions which force a Software Reset. A global search on "RSTSRC" can quickly verify this.

12.2.2. PSWE Maintenance

- 1. Reduce the number of places in code where the PSWE bit (PSCTL.0) is set to a 1. There should be exactly one routine in code that sets PSWE to a 1 to write Flash bytes and one routine in code that sets PSWE and PSEE both to a 1 to erase Flash pages.
- Minimize the number of variable accesses while PSWE is set to a 1. Handle pointer address updates and loop variable maintenance outside the "PSWE = 1;... PSWE = 0;" area. Code examples showing this can be found in "AN201: Writing to Flash from Firmware," available from the Silicon Laboratories web site.
- 3. Disable interrupts prior to setting PSWE to a 1 and leave them disabled until after PSWE has been reset to '0'. Any interrupts posted during the Flash write or erase operation will be serviced in priority order after the Flash operation has been completed and interrupts have been re-enabled by software.
- Make certain that the Flash write and erase pointer variables are not located in XRAM. See your compiler documentation for instructions regarding how to explicitly locate variables in different memory areas.



5. Add address bounds checking to the routines that write or erase Flash memory to ensure that a routine called with an illegal address does not result in modification of the Flash.

12.2.3. System Clock

- 1. If operating from an external crystal, be advised that crystal performance is susceptible to electrical interference and is sensitive to layout and to changes in temperature. If the system is operating in an electrically noisy environment, use the internal oscillator or use an external CMOS clock.
- 2. If operating from the external oscillator, switch to the internal oscillator during Flash write or erase operations. The external oscillator can continue to run, and the CPU can switch back to the external oscillator after the Flash operation has completed.

Additional Flash recommendations and example code can be found in application note "AN201: Writing to Flash from Firmware," available from the Silicon Laboratories website.



SFR Definition 12.1. PSCTL: Program Store R/W Control

R	R	R	R	R	R	R/W	R/W	Reset Value
		_		_	_	PSEE	PSWE	00000000
Bit	7 Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	1
							SFR Address:	0x8F
Bits7- Bit1: Bit0:	2: UNUSED: F PSEE: Prog Setting this to be erased Flash memo tion address 0: Flash pro 1: Flash pro PSWE: Prog Setting this write instruct 0: Writes to 1: Writes to memory.	Read = 0000 ram Store E bit (in comb d. If this bit i ory using the sed by the M gram memo gram Memo gram Store V bit allows w tion. The FI Flash progr Flash progr	000b, Write Frase Enabl ination with s logic 1 an MOVX instru- ory erasure Write Enabl riting a byte ash locatior am memory am memory	= don't care e PSWE) allo d Flash writ truction will action. The v disabled. e of data to t n should be / disabled. / enabled; th	e. ows an entir es are enak erase the e value of the he Flash pr erased befo he MOVX w	e page of F bled (PSWE entire page data byte v ogram mer ore writing o vrite instruc	lash prograr E is logic 1), that contains vritten does nory using th data. tion targets l	n memory a write to s the loca- not matter. ne MOVX Flash
Note: S	See Section "12.1 requirements	. Programmir for flash eras	ig The Flash se and write	Memory" on operations.	page 113 for	minimum V	_{DD} and tempe	erature

SFR Definition 12.2. FLKEY: Flash Lock and Key





SF Signals DFN10	RF		ral1	FAL2		VSTR	
	5	1	× 2	× ~	Л	<u>บ</u> 5	
			2	J	4		C8051E52x //E52x-C
RXO	1						devices
TXO							
RXO						1	C8051F52x devices
SCK							
MISO			T				
MOSI							
NSS*	1						
			ĩ				
CP0A							
/SYSCLK							
CEX0	-						
CEX1							
CEX2							
ECI							
ТО							
T1							
	0			0	<u></u>	<u></u>	1
		P	0 0SK		:51	U	
	Por	rt pii	n po	tenti	ally	ass	ignable to peripheral
SF Signals	Spe	ecia	l Fu	nctic	on S	igna	als are not assigned by the cro
	Wh	nen t	thes	e sig	gnals	s are	e enabled, the Crossbar must
	to s	skip	thei	ir co	rres	pond	ding port pins.

Note: 4-Wire SPI Only.

Figure 13.5. Crossbar Priority Decoder with No Pins Skipped (DFN 10)



14.2.3. External RC Example

If an RC network is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 14.1, Option 2. The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, first select the RC network value to produce the desired frequency of oscillation. If the frequency desired is 100 kHz, let R = 246 k Ω and C = 50 pF:

 $f = 1.23(10^3) / RC = 1.23(10^3) / [246 \times 50] = 0.1 MHz = 100 kHz$

Referring to the table in SFR Definition 14.4, the required XFCN setting is 010b. Programming XFCN to a higher setting in RC mode will improve frequency accuracy at a slightly increased external oscillator supply current.

14.2.4. External Capacitor Example

If a capacitor is used as an external oscillator for the MCU, the circuit should be configured as shown in Figure 14.1, Option 3. The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, select the frequency of oscillation and calculate the capacitance to be used from the equations below. Assume $V_{DD} = 2.1 \text{ V}$ and f = 75 kHz:

 $f = KF / (C \times V_{DD})$

0.075 MHz = KF / (C x 2.1)

Since the frequency of roughly 75 kHz is desired, select the K Factor from the table in SFR Definition 14.4 as KF = 7.7:

0.075 MHz = 7.7 / (C x 2.1)

C x 2.1 = 7.7 / 0.075 MHz

C = 102.6 / 2.0 pF = 51.3 pF

Therefore, the XFCN value to use in this example is 010b.



17.1. Software Interface with the LIN Peripheral

The selection of the mode (Master or Slave) and the automatic baud rate feature are done though the LIN0 Control Mode (LIN0CF) register. The other LIN registers are accessed indirectly through the two SFRs LIN0 Address (LINADDR) and LIN0 Data (LINDATA). The LINADDR register selects which LIN register is targeted by reads/writes of the LINDATA register. The full list of indirectly-accessible LIN register is given in Table 17.4 on page 174.

17.2. LIN Interface Setup and Operation

The hardware based LIN peripheral allows for the implementation of both Master and Slave nodes with minimal firmware overhead and complete control of the interface status while allowing for interrupt and polled mode operation.

The first step to use the peripheral is to define the basic characteristics of the node:

- Mode—Master or Slave
- Baud Rate—Either defined manually or using the autobaud feature (slave mode only).
- Checksum Type—Select between classic or enhanced checksum, both of which are implemented in hardware.

17.2.1. Mode Definition

Following the LIN specification, the peripheral implements both the Slave and Master operating modes in hardware. The mode is configured using the MODE bit (LIN0CF.6).

17.2.2. Baud Rate Options: Manual or Autobaud

The LIN peripheral can be selected to have its baud rate calculated manually or automatically. A master node must always have its baud rate set manually, but slave nodes can choose between a manual or automatic setup. The configuration is selected using the ABAUD bit (LIN0CF.5).

Both the manual and automatic baud rate configurations require additional setup. The following sections explain the different options available and their relation with the baud rate, along with the steps necessary to achieve the required baud rate.

17.2.3. Baud Rate Calculations—Manual Mode

The baud rate used by the peripheral is a function of the System Clock (SYSCLK) and the bit-timing Registers according to the following equation:

$$baud_rate = \frac{SYSCLK}{2^{(prescaler + 1)} \times divider \times (multiplier + 1)}$$

The prescaler, divider and multiplier factors are part of the LIN0DIV and LIN0MUL registers and can assume values in the following range:



Factor	Range
prescaler	03
multiplier	031
divider	200511

Table 17.1. Baud-Rate Calculation Variable Ranges

Important: The minimum system clock (SYSCLK) to operate the LIN peripheral is 8 MHz.

Use the following equations to calculate the values for the variables for the baud-rate equation:

$$multiplier = \frac{20000}{baud_rate} - 1$$

$$prescaler = ln \left[\frac{SYSCLK}{(multiplier + 1) \times baud_rate \times 200} \right] \times \frac{1}{ln2} - 1$$

$$divider = \frac{SYSCLK}{(2^{(\text{prescaler}+1)} \times (multiplier + 1) \times baud_rate)}$$

It is important to note that in all these equations, the results must be rounded down to the nearest integer.

The following example shows the steps for calculating the baud rate values for a Master node running at 24.5 MHz and communicating at 19200 bits/sec. First, calculate the multiplier:

$$multiplier = \frac{20000}{19200} - 1 = 0.0417 \cong 0$$

Next, calculate the prescaler:

$$prescaler = ln \frac{24500000}{(0+1) \times 19200 \times 200} \times \frac{1}{ln2} - 1 = 1.674 \cong 1$$

Finally, calculate the divider:

$$divider = \frac{24500000}{2^{(1+1)} \times (0+1) \times 19200} = 319.010 \cong 319$$

These values lead to the following baud rate:

$$baud_rate = \frac{24500000}{2^{(1+1)} \times (0+1) \times 319} \cong 19200.63$$



17.2.4. Baud Rate Calculations—Automatic Mode

If the LIN peripheral is configured for slave mode, only the prescaler and divider need to be calculated:

$$prescaler = ln \left[\frac{SYSCLK}{4000000}\right] \times \frac{1}{ln2} - 1$$

$$divider = \frac{SYSCLK}{2^{(prescaler+1)} \times 20000}$$

The following example calculates the values of these variables for a 24 MHz system clock:

prescaler =
$$ln \left[\frac{24500000}{4000000} \right] \times \frac{1}{ln2} - 1 = 1.615 \cong 1$$

$$divider = \frac{24500000}{2^{(1+1)} \times 20000} = 306.25 \cong 306$$

Table 17.3 presents some typical values of system clock and baud rate along with their factors.

System Clock (MHz)	Prescaler	Divider
25	1	312
24.5	1	306
24	1	300
22.1184	1	276
16	1	200
12.25	0	306
12	0	300
11.0592	0	276
8	0	200

Table 17.3. Autobaud Parameters Examples



18.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)

In Mode 3, Timer 0 is configured as two separate 8-bit counter/timers held in TL0 and TH0. The counter/timer in TL0 is controlled using the Timer 0 control/status bits in TCON and TMOD: TR0, C/T0, GATE0 and TF0. TL0 can use either the system clock or an external input signal as its timebase. The TH0 register is restricted to a timer function sourced by the system clock or prescaled clock. TH0 is enabled using the Timer 1 run control bit TR1. TH0 sets the Timer 1 overflow flag TF1 on overflow and thus controls the Timer 1 interrupt.

Timer 1 is inactive in Mode 3. When Timer 0 is operating in Mode 3, Timer 1 can be operated in Modes 0, 1 or 2, but cannot be clocked by external signals nor set the TF1 flag and generate an interrupt. However, the Timer 1 overflow can be used to generate baud rates for the SMBus and UART. While Timer 0 is operating in Mode 3, Timer 1 run control is handled through its mode settings. To run Timer 1 while Timer 0 is in Mode 3, set the Timer 1 Mode as 0, 1, or 2. To disable Timer 1, configure it for Mode 3.



Figure 18.3. T0 Mode 3 Block Diagram



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value					
TF2H	TF2L	TF2LEN	TF2CEN	T2SPLIT	TR2		T2XCLK	0000000					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable					
						SFR Address	s: 0xC8						
Bit7:	TF2H: Time	r 2 High By	te Overflow	Flag.									
	Set by hardware when the Timer 2 high byte overflows from 0xFF to 0x00. In 16 bit mode, this will occur when Timer 2 overflows from 0xFFFF to 0x0000. When the Timer 2 interrupt is												
	this will occu	ur when tim tting this bit	causes the		tor to the T	imor 2 inte	nthe Timer 2	routine					
	TF2H is not	automatica	llv cleared l	ov hardware	and must l	be cleared	bv software	e rouine.					
Bit6:	TF2L: Time	r 2 Low Byte	e Overflow	Flag.									
	Set by hard	ware when	the Timer 2	low byte over	erflows fror	m 0xFF to	0x00. When	this bit is					
	set, an inter	rupt will be	generated if	TF2LEN is	set and Tin	ner 2 interr	upts are ena	abled. TF2L					
	will set when	n the low by	te overflow	s regardless	of the 1 m	er 2 mode	. This bit is r	not automat					
Bit5 [.]	TF2LEN. Ti	mer 2 I ow F	are. Byte Interru	ot Enable									
	This bit ena	bles/disable	es Timer 2 L	ow Byte inte	errupts. If T	F2LEN is	set and Time	er 2 inter-					
	rupts are en	abled, an ir	nterrupt will	be generate	d when the	e low byte	of Timer 2 ov	verflows.					
	This bit sho	uld be clear	ed when op	erating Time	er 2 in 16-b	oit mode.							
	0: Timer 2 L	ow Byte inte	errupts disa	bled. bled									
Rit4 [.]	TE2CEN Ti	mer 2 Cant	ure Enable	bieu.									
51(1)	0: Timer 2 c	apture mod	e disabled.										
	1: Timer 2 c	apture mod	e enabled.										
Bit3:	T2SPLIT: Ti	mer 2 Split	Mode Enab	le.									
	When this b	it is set, Tin	her 2 operat	es as two 8-	bit timers v	with auto-re	eload.						
	0: Timer 2 0 1: Timer 2 0	perates in 1	two 8-bit auto-r	eload mode.	Ders								
Bit2:	TR2: Timer	2 Run Cont	rol.		1013.								
	This bit ena	bles/disable	es Timer 2. I	n 8-bit mode	e, this bit ei	nables/disa	ables TMR2	H only;					
	TMR2L is al	lways enabl	ed in this m	ode.									
	0: Timer 2 d	0: Timer 2 disabled.											
Rit1.	1: Timer 2 e	nabled.	rite - don't	care									
Bit0:	T2XCLK: Ti	mer 2 Exter	nal Clock S	elect.									
	This bit sele	cts the exte	rnal clock s	ource for Tir	ner 2. If Tir	mer 2 is in	8-bit mode,	this bit					
	selects the	external osc	illator clock	source for b	ooth timer b	oytes. How	vever, the Tir	ner 2 Clock					
	Select bits (T2MH and	T2ML in reg	ister CKCO	N) may still	l be used t	o select bety	ween the					
	external clo	ck and the s	system clock	k for either ti	mer. n clock divi	ided by 12							
	1. Timer 2 e	xternal cloc	k selection	is the extern	al clock div	vided by 12	•						



19.2.3. High Speed Output Mode

In High Speed Output mode, a module's associated CEXn pin is toggled each time a match occurs between the PCA Counter and the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn) Setting the TOGn, MATn, and ECOMn bits in the PCA0CPMn register enables the High-Speed Output mode.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to 0; writing to PCA0CPHn sets ECOMn to 1.



Figure 19.6. PCA High-Speed Output Mode Diagram

Note: The initial state of the Toggle output is logic 1 and is initialized to this state when the module enters High Speed Output Mode.



SFR Definition 19.3. PCA0CPMn: PCA Capture/Compare Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
PWM16	6n ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
SFR Addr	ess: PCA0CPM0:	0xDA, PCA0C	PM1: 0xDB, P	CA0CPM2: 0x	DC			
Bit7:	PWM16n : 16	-bit Pulse V	Vidth Modul	ation Enabl	e. Maakulatian			
		acleated	Dae when P	uise width	wodulation	mode is en	abled (PW	$\operatorname{NVIN} = 1$).
	1: 16-bit PMM	Selected.						
Bit6	FCOMn [·] Cor	nnarator Fi	inction Enal	hle				
Bito.	This bit enab	les/disables	s the compa	rator function	on for PCA	module n.		
	0: Disabled.		,					
	1: Enabled.							
Bit5:	CAPPn: Cap	ture Positiv	e Function	Enable.				
	This bit enab	les/disables	s the positiv	e edge cap	ture for PCA	A module n.		
	0: Disabled.							
	1: Enabled.							
Bit4:	CAPNn: Cap	ture Negati	ve Function	i Enable.		سمانام ممر ۸		
	0: Disabled	ies/disables	s the negativ	ve euge cap		A module i	1.	
	1: Enabled							
Bit3:	MATn: Match	n Function E	Enable.					
	This bit enab	les/disables	s the match	function for	PCA modu	ile n. When	enabled, i	matches of
	the PCA cour	nter with a i	module's ca	pture/comp	are register	cause the	CCFn bit i	n PCA0MD
	register to be	set to logic	: 1.					
	0: Disabled.							
-	1: Enabled.							
Bit2:	TOGn: logg	e Function	Enable.	6 f				
	the PCA court	les/disables	s the toggle	TUNCTION TO	PCA modu	lie n. when	enabled, l	matches of
	CEXn pin to t	ner with a i	PWMn hit	is also set t	to logic 1 th	ne module o	iogic level	Frequency
	Output Mode	.oggio: ii iii		15 4150 501	lo logio i, il			riequency
	0: Disabled.	-						
	1: Enabled.							
Bit1:	PWMn: Pulse	e Width Mo	dulation Mo	de Enable.				
	This bit enab	les/disables	the PWM f	unction for	PCA module	e n. When e	enabled, a	pulse width
	modulated sig	gnal is outp	ut on the Cl	EXn pin. 8-t	oit PWM is u	used if PWN	116n is cle	ared; 16-bit
	mode is used	I IT PVVIVI161	n is set to io	gic 1. If the	IOGN bit is	s also set, tr	ie module	operates in
	0: Disabled	ulput Mode	-					
	1: Enabled							
Bit0:	ECCFn: Cap	ture/Compa	are Flag Inte	errupt Enab	le.			
	This bit sets t	he masking	g of the Cap	ture/Compa	are Flag (CO	CFn) interru	pt.	
	0: Disable CO	CFn interrup	ots.					
	1: Enable a C	Capture/Cor	mpare Flag	interrupt re	quest when	CCFn is se	et.	



SFR Definition 19.4. PCA0L: PCA Counter/Timer Low Byte



SFR Definition 19.5. PCA0H: PCA Counter/Timer High Byte



SFR Definition 19.6. PCA0CPLn: PCA Capture Module Low Byte



SFR Definition 19.7. PCA0CPHn: PCA Capture Module High Byte





C2 Register Definition 21.3. REVID: C2 Revision ID



C2 Register Definition 21.4. FPCTL: C2 Flash Programming Control



C2 Register Definition 21.5. FPDAT: C2 Flash Programming Data



