E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	16
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.25V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f533a-itr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

1.	System Overview	13
	1.1. Ordering Information	14
	1.2. CIP-51 [™] Microcontroller	18
	1.2.1. Fully 8051 Compatible Instruction Set	18
	1.2.2. Improved Throughput	18
	1.2.3. Additional Features	18
	1.2.4. On-Chip Debug Circuitry	18
	1.3. On-Chip Memory	20
	1.4. Operating Modes	21
	1.5. 12-Bit Analog to Digital Converter	22
	1.6. Programmable Comparator	23
	1.7. Voltage Regulator	23
	1.8. Serial Port	23
	1.9. Port Input/Output	24
2.	Electrical Characteristics	25
	2.1. Absolute Maximum Ratings	25
	2.2. Electrical Characteristics	26
3.	Pinout and Package Definitions	35
4.	12-Bit ADC (ADC0)	52
	4.1. Analog Multiplexer	52
	4.2. Temperature Sensor	53
	4.3. ADC0 Operation	54
	4.3.1. Starting a Conversion	54
	4.3.2. Tracking Modes	54
	4.3.3. Timing	55
	4.3.4. Burst Mode	5/
	4.3.5. Output Conversion Code	59
	4.3.6. Settling Time Requirements	60
	4.4. Selectable Gain	60
	4.4.1. Calculating the Gain Value.	61
	4.4.2. Setting the Gain Value	0Z
	4.5. Flogrammable Window Detector	71
5	4.5.1. Willdow Delector III Single-Ended Mode	72
5. 6	Voltage Regulator (REG0)	74
0. 7	Comparator	76
7. 8	CIP-51 Microcontroller	81
0.	8.1 Instruction Set	82
	8.1.1. Instruction and CPU Timing	82
	8.1.2. MOVX Instruction and Program Memory	83
	8.2. Register Descriptions	86
	8.3. Power Management Modes	89
	8.3.1. Idle Mode	90













2. Electrical Characteristics

2.1. Absolute Maximum Ratings

Table 2.1. Absolute Maximum Ratings

Parameter	Conditions	Min	Тур	Max	Units				
Ambient temperature under Bias		-55	—	135	°C				
Storage Temperature		-65	_	150	°C				
Voltage on V _{REGIN} with Respect to GND		-0.3	_	5.5	V				
Voltage on V _{DD} with Respect to GND		-0.3	_	2.8	V				
Voltage on XTAL1 with Respect to GND		-0.3	_	V _{REGIN} + 0.3	V				
Voltage on XTAL2 with Respect to GND		-0.3	_	V_{REGIN} + 0.3	V				
Voltage on any Port I/O Pin or RST with Respect to GND		-0.3		V _{REGIN} + 0.3	V				
Maximum Output Current Sunk by any Port Pin		_	_	100	mA				
Maximum Output Current Sourced by any Port Pin		_	_	100	mA				
Maximum Total Current through V _{REGIN} , and GND		_	_	500	mA				
Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.									



Table 2.2. Global DC Electrical Characteristics

-40 to +125 °C, 25 MHz System Clock unless otherwise specified. Typical values are given at 25 °C

Parameter	Conditions	Min	Тур	Max	Units
Digital Supply Current—CPU Inactive (Id	le Mode, not fetching instructio	ns from	Flash)	1	1
Idle I _{DD} ^{3,4}	V _{DD} = 2.1 V: Clock = 32 kHz Clock = 200 kHz Clock = 1 MHz Clock = 25 MHz V _{DD} = 2.6 V: Clock = 22 kHz	 	8 22 0.09 2.2	 5	μA μA mA mA
	Clock = 32 kHz Clock = 200 kHz Clock = 1 MHz Clock = 25 MHz		9 30 0.13 3	— — 6.5	μΑ μΑ mA mA
Idle I _{DD} Frequency Sensitivity ^{3,6}	T = 25 °C: V_{DD} = 2.1 V, F \leq 1 MHz V_{DD} = 2.1 V, F > 1 MHz V_{DD} = 2.6 V, F \leq 1 MHz V_{DD} = 2.6 V, F > 1 MHz		90 90 118 118		μΑ/MHz μΑ/MHz μΑ/MHz μΑ/MHz
Digital Supply Current ³ (Stop or Suspend Mode)	Oscillator not running, V_{DD} Monitor Disabled. T = 25 °C T = 60 °C T = 125 °C		2 3 50		μΑ μΑ μΑ

Notes:

- 1. For more information on $V_{\mbox{REGIN}}$ characteristics, see Table 2.6 on page 30.
- **2.** SYSCLK must be at least 32 kHz to enable debugging.
- **3.** Based on device characterization data; Not production tested.
- 4. Does not include internal oscillator or internal regulator supply current.
- 5. I_{DD} can be estimated for frequencies <= 12 MHz by multiplying the frequency of interest by the frequency sensitivity number for that range. When using these numbers to estimate I_{DD} > 12 MHz, the estimate should be the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example: V_{DD} = 2.6 V; F = 20 MHz, I_{DD} = 7.3 mA (25 MHz 20 MHz) x 0.184 mA/MHz = 6.38 mA.
- 6. Idle I_{DD} can be estimated for frequencies <= 1 MHz by multiplying the frequency of interest by the frequency sensitivity number for that range. When using these numbers to estimate I_{DD} > 1 MHz, the estimate should be the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example: V_{DD} = 2.6 V; F= 5 MHz, Idle I_{DD} = 3 mA (25 MHz– 5 MHz) x 118 µA/MHz = 0.64 mA.



3. Pinout and Package Definitions



Figure 3.1. DFN-10 Pinout Diagram (Top View)







Table 3.4 Pin	Definitions -	for the	C8051E53y and	1 C805153xA	(TSSOP 20)
Table 3.4. Fill	Deminions	ior the	COUSTESSX and	1 COUS 133XA	(1330F 20)

Name	Pin Nun	nbers	Туре	Description
	'F53xA 'F53x-C	'F53x		
P0.2	1	1	D I/O or A In	Port 0.2. See Port I/O Section for a complete description.
P0.1	2	2	D I/O or A In	Port 0.1. See Port I/O Section for a complete description.
RST/ C2CK	3	3	D I/O D I/O	Device Reset. Open-drain output of internal POR or V_{DD} monitor. An external source can initiate a system reset by driving this pin low for at least the minimum RST low time to generate a system reset, as defined in Table 2.8 on page 32. A 1 k Ω pullup to V_{REGIN} is recommended. See Reset Sources Section for a com- plete description.
				Clock signal for the C2 Debug Interface.
P0.0/	4	4	D I/O or A In	Port 0.0. See Port I/O Section for a complete description.
V _{REF}			A O or D In	External V _{REF} Input. See V _{REF} Section.
GND	5	5		Ground.
V _{DD}	6	6		Core Supply Voltage.
*Note: Please	e refer to S	ection "	20. Device	Specific Behavior" on page 210.



Name	Pin Numbers		Pin Number		Туре	Description
	ʻF53xA ʻF53x-C	ʻF53x				
P0.4/TX*	19	—	D I/O or A In	Port 0.4. See Port I/O Section for a complete description.		
P0.4/RX*	—	19	D I/O or A In	Port 0.4. See Port I/O Section for a complete description.		
P0.3	20	—	D I/O or A In	Port 0.3. See Port I/O Section for a complete description.		
P0.3/TX*	—	20	D I/O or A In	Port 0.3. See Port I/O Section for a complete description.		
*Note: Please	e refer to S	ection "	20. Device	Specific Behavior" on page 210.		

Table 3.4. Pin Definitions for the C8051F53x and C805153xA (TSSOP 20) (Continued)



6. Voltage Regulator (REG0)

C8051F52x/F52xA/F53x/F53xAdevices include an on-chip low dropout voltage regulator (REG0). The input to REG0 at the V_{REGIN} pin can be as high as 5.25 V. The output can be selected by software to 2.1 V or 2.6 V. When enabled, the output of REG0 appears on the V_{DD} pin, powers the microcontroller core, and can be used to power external devices. On reset, REG0 is enabled and can be disabled by software.

The input (V_{REGIN}) and output (V_{DD}) of the voltage regulator should both be bypassed with a large capacitor (4.7 μ F + 0.1 μ F) to ground. These capacitors are required for regulator stability, and will eliminate power spikes and provide any immediate power required by the microcontroller. The settling time associated with the voltage regulator is shown in Table 2.6 on page 30.

Important Note: The bypass capacitors are required for the stability of the voltage regulator.

The voltage regulator can also generate an interrupt (if enabled by EREG0, EIE1.6) that is triggered whenever the V_{REGIN} input voltage drops below the dropout threshold (see Table 2.6 on page 30). This dropout interrupt has no pending flag. The recommended procedure to use the interrupt is as follows:

- 1. Wait enough time to ensure the V_{REGIN} input voltage is stable.
- 2. Enable the dropout interrupt (EREG0, EIE1.6) and select the proper priority (PREG0, EIP1.6).
- 3. If triggered, disable the interrupt in the Interrupt Service Routine (clear EREG0, EIE1.6) and execute all necessary procedures to put the system in "safe mode," leaving the interrupt disabled.
- 4. The main application, now running in safe mode, should regularly check the DROPOUT bit (REG0CN.0). Once it is cleared by the regulator hardware, the application can re-enable the interrupt (EREG0, EIE1.6) and return to normal mode operation.



Figure 6.1. External Capacitors for Voltage Regulator Input/Output



SFR Definition 7.2. CPT0MX: Comparator0 MUX Selection

K/W K/W CMX0N3 CMX0N2 C Bit7 Bit6 Bits7-4: CMX0N3-CM2 These bits sele CMX0N3 CMX0N3 CM2 0 C 0 <th>IXON0: C Bit5 IXON0: C lect whic MX0N2 0 0 0 0 0 0 0 0 0 0</th> <th>Comparato ch Port pin</th> <th>r0 Negative</th> <th>Bit2 Bit2 Bit2 Bit2 Bit2</th> <th>ECT. CMX0P1 Bit1 ect. 0 negative</th> <th>CMX0P0 Bit0</th> <th>O1110111 SFR Address: 0x9F</th>	IXON0: C Bit5 IXON0: C lect whic MX0N2 0 0 0 0 0 0 0 0 0 0	Comparato ch Port pin	r0 Negative	Bit2 Bit2 Bit2 Bit2 Bit2	ECT. CMX0P1 Bit1 ect. 0 negative	CMX0P0 Bit0	O1110111 SFR Address: 0x9F					
Bits7 Bit6 Bits7-4: CMX0N3-CM2 These bits sele CMX0N3 CN 0 0 0 <td>Bit5 IXON0: C lect whic 0 0 0</td> <td>Bit4 Comparato ch Port pin</td> <td>Bit3 r0 Negative is used as</td> <td>Bit2 Bit2 Input MUX Sel</td> <td>Bit1 ect. 0 negative</td> <td>Bit0</td> <td>SFR Address: 0x9F</td>	Bit5 IXON0: C lect whic 0 0 0	Bit4 Comparato ch Port pin	Bit3 r0 Negative is used as	Bit2 Bit2 Input MUX Sel	Bit1 ect. 0 negative	Bit0	SFR Address: 0x9F					
Bits7-4: CMX0N3-CM2 These bits sele CMX0N3 CN 0 0 0 0 0 0 0 0 0 0 0 0 0	IXONO : C lect whic MXON2 0 0 0	Comparato ch Port pin	r0 Negative is used as	Input MUX Sel	ect. 0 negative	e input.	0x9F					
Bits7-4: CMX0N3-CMX These bits sele 0 <tr< td=""><td>IXONO: C lect whic MXON2 0 0 0</td><td>Comparato ch Port pin CMX0N1</td><td>r0 Negative is used as</td><td>Input MUX Sel the Comparator</td><td>ect. 0 negative</td><td>e input.</td><td>U.C.I</td></tr<>	IXONO: C lect whic MXON2 0 0 0	Comparato ch Port pin CMX0N1	r0 Negative is used as	Input MUX Sel the Comparator	ect. 0 negative	e input.	U.C.I					
Bits7-4: CMX0N3-CM2 These bits sele CMX0N3 CM 0 0 0 0 0 0 0 0 0 0 0 0 0	IXONO: C lect whic MXON2 0 0 0	Comparato th Port pin	r0 Negative is used as	Input MUX Sel the Comparator	ect. 0 negative	e input.						
CMXON3 CM 0 0	MX0N2 0 0 0	cMX0N1	is used as	the Comparator	0 negative	e input.						
CMX0N3 CM 0 0	MX0N2 0 0 0	CMX0N1		-	-							
CMXON3 CM 0 0	MX0N2 0 0 0	CMX0N1										
0 0 0 0	0 0 0		CMX0N0	Negative Inpu	ut							
0 0 0 0	0 0	0	0	P0.1								
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	0	1	P0.3								
0 0 0 0		1	0	P0.5								
0 0	0	1	1	P0.7*								
0 0	1	0	0	P1.1*								
0 0 0 0 0 Bits1–0: CMX0P3–CM) These bits sele 0	1	0	1	P1.3*								
0 lote: Available only on the C Bits1–0: CMX0P3–CMX These bits sele 0	1	1	0	P1.5*								
lote: Available only on the C Bits1–0: CMX0P3–CM2 These bits sele 0 0 0 0 0 0 0 0	1	1	1	P1.7*								
CMX0P3 CN 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	 Note: Available only on the C8051F53x/53xA devices Bits1–0: CMX0P3–CMX0P0: Comparator0 Positive Input MUX Select. These bits select which Port pin is used as the Comparator0 positive input. 											
0 0 0 0 0 0	MX0P2	CMX0P1	CMX0P0	Positive Inpu	It							
0 0 0 0	0	0	0	P0.0								
0 0 0 0	0	0	1	P0.2								
0 0 0	0	1	0	P0.4								
0	0	1	1	P0.6*								
0	1	0	0	P1.0*								
	1	0	1	P1.2*								
0	1	1	0	P1.4*								
0		1	1	P1.6*								
	1											



Mnemonic	Mnemonic Description				
Boolean Manipulation	1				
CLR C	Clear Carry	1	1		
CLR bit	Clear direct bit	2	2		
SETB C	Set Carry	1	1		
SETB bit	Set direct bit	2	2		
CPL C	Complement Carry	1	1		
CPL bit	Complement direct bit	2	2		
ANL C, bit	AND direct bit to Carry	2	2		
ANL C, /bit	AND complement of direct bit to Carry	2	2		
ORL C, bit	OR direct bit to carry	2	2		
ORL C, /bit	OR complement of direct bit to Carry	2	2		
MOV C, bit	Move direct bit to Carry	2	2		
MOV bit, C	Move Carry to direct bit	2	2		
JC rel	Jump if Carry is set	2	2/3		
JNC rel	Jump if Carry is not set	2	2/3		
JB bit, rel	Jump if direct bit is set	3	3/4		
JNB bit, rel	Jump if direct bit is not set	3	3/4		
JBC bit, rel	Jump if direct bit is set and clear bit	3	3/4		
Program Branching			·		
ACALL addr11	Absolute subroutine call	2	3		
LCALL addr16	Long subroutine call	3	4		
RET	Return from subroutine	1	5		
RETI	Return from interrupt	1	5		
AJMP addr11	Absolute jump	2	3		
LJMP addr16	Long jump	3	4		
SJMP rel	Short jump (relative address)	2	3		
JMP @A+DPTR	Jump indirect relative to DPTR	1	3		
JZ rel	Jump if A equals zero	2	2/3		
JNZ rel	Jump if A does not equal zero	2	2/3		
CJNE A, direct, rel	Compare direct byte to A and jump if not equal	3	4/5		
CJNE A, #data, rel	Compare immediate to A and jump if not equal	3	3/4		
CJNE Rn, #data, rel	Compare immediate to Register and jump if not equal	3	3/4		
CJNE @Ri, #data, rel	Compare immediate to indirect and jump if not equal	3	4/5		
DJNZ Rn, rel	Decrement Register and jump if not zero	2	2/3		
DJNZ direct, rel	Decrement direct byte and jump if not zero	3	3/4		
NOP	No operation	1	1		

Table 8.1. CIP-51 Instruction Set Summary (Continued)



SFR Definition 10.3. EIE1: Extended Interrupt Enable 1

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value					
EMAT	EREG0	ELIN	ECPR	ECPF	EPCA0	EADC0	EWADC0	00000000					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-					
							SFR Address	: 0xE6					
Bit7:	EMAT: Enab	le Port Mat	ch Interrupt										
	This bit sets	the maskin	g of the Por	t Match inte	errupt.								
	0: Disable th	e Port Mate	ch interrupt.										
Bit6.	T: Enable the	e Port Matc	n interrupt.	Intorrunt									
Dito.	This bit sets the masking of the Voltage Regulator Dropout interrupt.												
	O: Disable the Voltage Regulator Dropout interrupt												
	1: Enable the	e Voltage R	egulator Dr	opout interi	upt.								
Bit5:	ELIN: Enable	e LIN Interr	upt.	•	•								
	This bit sets	the maskin	g of the LIN	interrupt.									
	0: Disable LI	N interrupts	S.										
D '//	1: Enable LI	N interrupt	requests.	– 1 1. (.									
Bit4:	ECPR: Enab	the monking	ator U Rising	g Edge Inte	rrupt Igo intorrupt								
	0. Disable C	PO Risina F	dae Interru	o Rising Eu	ige interrupt								
	1: Enable C	20 Rising E	dae Interrur	pt. Dt.									
Bit3:	ECPF: Enab	le Compara	ator 0 Falling	g Edge Inte	rrupt								
	This bit sets	the maskin	g of the CP	0 Falling Ed	dge interrup	t.							
	0: Disable C	P0 Falling I	Edge Interru	ıpt.									
-	1: Enable CF	P0 Falling E	dge Interru	pt.	(
Bit2:	EPCA0: Ena	able Program	mmable Co	unter Array	(PCA0) Inte	errupt.							
	0: Disable al	The maskin	g of the PC	AU Interrup	IS.								
	1: Enable int	errunt requ	ests denera	ted by PCA	0								
Bit1:	EADCO: Ena	able ADC0	Conversion	Complete I	nterrupt.								
	This bit sets	the maskin	g of the AD	C0 Convers	sion Comple	ete interrup	ot.						
	0: Disable A	DC0 Conve	rsion Comp	lete interru	pt.	-							
	1: Enable int	errupt requ	ests genera	ted by the	AD0INT flag] .							
Bit0:	EWADC0: E	nable ADC	0 Window C	Comparison	Interrupt.								
	I his bit sets	the maskin	g of the AD	CO Window	Compariso	on interrupt	•						
	1. Enable int	errunt requ	ests denera	ited by the	n. AD0WINT fl	ad							
		.on aptroqu	seto genera			~9.							



FR Defi	nition 10.5	. IT01CF	: INTO/IN	T1 Config	guratio	on						
R/W	R/W	R/W	R/W	R/W	R/V	v	R/W	R/W	Reset Value			
IN1PL	IN1SL2	IN1SL1	IN1SL0	INOPL	INOS	SL2	IN0SL1	INOSLO	00000001			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit	2	Bit1	Bit0				
								SFR Address	s: 0xE4			
Note: Refer	to SFR Definitio	n 18.1. "TCC	N: Timer Cont	rol" on page 1	86 for IN	T0/1 edg	ge- or level-	sensitive interr	rupt selection.			
D:4 7.		Delerity										
BIT 7:	0: INTO input	t is active l	0.W/									
	1: INTO input	t is active h	nigh.									
Bits 6–4:	IN1SL2-0: II	NT0 Port P	in Selection	Bits								
	These bits se	elect which	Port pin is	assigned to	INT0.	Note th	nat this p	in assignme	ent is inde-			
	pendent of th	he Crossba	ar; INTO will	monitor the	assign	ned Pol	rt pin with	nout disturbi	ing the			
	peripheral that has been assigned the Port pin via the Crossbar. The Crossbar will not											
	assign the Port pin to a peripheral it it is configured to skip the selected pin (accomplished b setting to 1 the corresponding bit in register POSKIP).											
	IN1SL:	2-0	INT1	Port Pin	,							
	000			P0.0								
	001			P0 1								
	010			P0.2								
	011	P0.3										
	100		P0.4									
	101		P0.5									
	110			P0.6*								
	111			P0.7*								
	Note: Availa	ble in the C	80151F53x/C	28051F53xA	parts.							
Bit 3:	INOPL: INTO	Polarity										
	0: INTO inter	rupt is activ	ve low.									
	1: INT0 inter	rupt is activ	ve high.									
Bits 2–0:	INTOSL2-0:	INI0 Port	Pin Selectic	on Bits		Note th	aat thia n	in oppignme	ntia inda			
	pendent of th	he Crossba	ar INTO will	monitor the	assion	note tr	rt nin with	n assignme out disturbi	na the			
	peripheral th	at has bee	n assigned	the Port pir	via the	e Cross	sbar. The	Crossbar w	vill not			
	assign the Po	ort pin to a	peripheral i	f it is configu	ured to	skip th	e selecte	d pin (accor	mplished by			
	setting to 1 t	he corresp	onding bit ir	n register P	OSKIP).							
	INOSL	2-0	INTO	Port Pin								
	000			P0.0								
	001			P0.1								
	010			P0.2								
	011			P0.3								
	100			P0.4								
	101			P0.5								
	110			P0.6*								
	111			P0.7*								
	Note: Availa	ble in the C	80151F53x/0	28051F53xA	parts.							



15.3. Multiprocessor Communications

9-Bit UART mode supports multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0.

Setting the MCE0 bit (SCON0.5) of a slave processor configures its UART such that when a stop bit is received, the UART will generate an interrupt only if the ninth bit is logic 1 (RB80 = 1) signifying an address byte has been received. In the UART interrupt handler, software will compare the received address with the slave's own assigned 8-bit address. If the addresses match, the slave will clear its MCE0 bit to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their MCE0 bits set and do not generate interrupts on the reception of the following data byte(s) addressed slave resets its MCE0 bit to ignore all transmissions until it receives the next address byte.

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).



Figure 15.6. UART Multi-Processor Mode Interconnect Diagram



SFR Definition 16.3. SPI0CKR: SPI0 Clock Rate

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value						
SCR7	SCR6	SCR5	SCR4	SCR3	SCR2	SCR1	SCR0	00000000						
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0							
	SFR Address: 0xA2													
	Bits7_0: SCR7_SCR0: SPI0 Clock Rate													
Bits7–0: SCR7–SCR0: SPI0 Clock Rate.														
These bits determine the frequency of the SCK output when the SPI0 module is configured for moder mode operation. The SCK clock frequency is a divided version of the system														
for master mode operation. The SCK clock frequency is a divided version of the system														
clock, and is given in the following equation, where SYSCLK is the system clock frequency														
a	ind SPI0CK	R is the 8-b	oit value hel	d in the SPI	OCKR regis	ster.								
		C.	VOOLV											
	freek	=	YSCLK											
	JSCK	$2 \times (SP)$	PIOCKR +	1)										
fo	or 0 <= SPI	0CKR <= 2	55											
Example: If	SYSCLK =	2 MHz and	SPI0CKR	= 0x04,										
		200000	0											
	f_{SCK} =	$=\frac{200000}{2\times(4)}$	$\frac{1}{1}$											
		2 × (4 +	1)											
	f –	200247												
	J_{SCK} –	200K112,												



17. LIN (C8051F520/0A/3/3A/6/6A and C8051F530/0A/3/3A/6/6A)

Important Note: This chapter assumes an understanding of the Local Interconnect Network (LIN) protocol. For more information about the LIN protocol, including specifications, please refer to the LIN consortium (http://www.lin-subbus.org/).

LIN is an asynchronous, serial communications interface used primarily in automotive networks. The Silicon Laboratories LIN controller is compliant to the 2.1 Specification, implements a complete hardware LIN interface, and includes the following features:

- Selectable Master and Slave modes.
- Automatic baud rate option in slave mode
- The internal oscillator is accurate to within 0.5% of 24.5 MHz across the entire temperature range and for VDD voltages greater than or equal to the minimum output of the on-chip voltage regulator, so an external oscillator is not necessary for master mode operation for most systems.

Note: The minimum system clock (SYSCLK) required when using the LIN peripheral is 8 MHz.



Figure 17.1. LIN Block Diagram

The LIN peripheral has four main components:

- 1. LIN Access Registers—Provide the interface between the MCU core and the LIN peripheral.
- 2. LIN Data Registers—Where transmitted and received message data bytes are stored.
- 3. LIN Control Registers—Control the functionality of the LIN interface.
- 4. Control State Machine and Bit Streaming Logic—Contains the hardware that serializes messages and controls the bus timing of the controller.



SFR Definition 17.14. LIN0ERR: LIN0 ERROR Register

R	R	R	R	R	R	R	R	Reset Value	
			SYNCH	PRTY	TOUT	CHK	BITERR	00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	J	
							Address	0x0A (indirect)	
Bits7–5:	UNUSED. Read = 000b. Write = don't care.								
Bit4:	SYNCH: Synchronization Error Bit (slave mode only).								
	U: NO EFFOR WITH THE STINCH FIELD HAS DEEN DETECTED.								
Bit3	PRTY : Parity Error Bit (slave mode only)								
Bito.	0. No parity error has been detected								
	1: A parity error has been detected.								
Bit2:	TOUT : Timeout Error Bit.								
	0: A timeout error has not been detected.								
	1: A timeout error has been detected. This error is detected whenever one of the following								
	conditions is met:								
	•The master is expecting data from a slave and the slave does not respond.								
	• I he slave is expecting data but no data is transmitted on the bus.								
	•A frame is not finished within the maximum frame length.								
	• The application does not set the DTACK bit (LINUCTRL.4) or STOP bit (LINUCTRL.7) until the end of the reception of the first byte after the identifier								
Bit1:	CHK: Checksum Error Bit								
	0: Checksum error has not been detected.								
	1: Checksun	n error has	been detec	ted.					
Bit0:	BITERR: Bit	Transmiss	ion Error Bit	t.					
	0: No error in transmission has been detected.								
	1: The bit value monitored during transmission is different than the bit value sent.								



18.1.2. Mode 1: 16-bit Counter/Timer

Mode 1 operation is the same as Mode 0, except that the counter/timer registers use all 16 bits. The counter/timers are enabled and configured in Mode 1 in the same manner as for Mode 0.

18.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload

Mode 2 configures Timer 0 and Timer 1 to operate as 8-bit counter/timers with automatic reload of the start value. TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from all ones to 0x00, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If Timer 0 interrupts are enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0.

Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0. Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or when the input signal INT0 is active as defined by bit IN0PL in register IT01CF (see Section "10.5. External Interrupts" on page 104 for details on the external input signals INT0 and INT0).



Figure 18.2. T0 Mode 2 Block Diagram



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
TF2H	TF2L	TF2LEN	TF2CEN	T2SPLIT	TR2		T2XCLK	0000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable			
							SFR Address	s: 0xC8			
Bit7:	TF2H: Timer 2 High Byte Overflow Flag.										
	Set by hardware when the Timer 2 high byte overflows from 0xFF to 0x00. In 16 bit mode,										
	this will occur when Timer 2 overflows from UXEFFF to UXUUUU. When the Timer 2 interrupt is enabled, setting this bit causes the CPLI to vector to the Timer 2 interrupt service routing										
	TF2H is not automatically cleared by hardware and must be cleared by software										
Bit6:	TF2L: Time	r 2 Low Byte	e Overflow	Flag.							
	Set by hardware when the Timer 2 low byte overflows from 0xFF to 0x00. When this bit is										
	set, an interrupt will be generated if TF2LEN is set and Timer 2 interrupts are enabled. TF2L										
	will set when the low byte overflows regardless of the Timer 2 mode. This bit is not automatically cleared by bardware										
Bit5 [.]	TE2LEN: Timer 2 Low Byte Interrupt Enable										
	This bit enables/disables Timer 2 Low Byte interrupts. If TF2LEN is set and Timer 2 inter-										
	rupts are enabled, an interrupt will be generated when the low byte of Timer 2 overflows.										
	This bit should be cleared when operating Timer 2 in 16-bit mode.										
	0: Timer 2 Low Byte interrupts disabled.										
Rit4 [.]	 Inner ∠ Low Byte Interrupts enabled. TE2CEN Timer 2 Capture Enable 										
51(1)	0: Timer 2 capture mode disabled.										
	1: Timer 2 capture mode enabled.										
Bit3:	T2SPLIT: Timer 2 Split Mode Enable.										
	When this bit is set, Timer 2 operates as two 8-bit timers with auto-reload.										
	0: Timer 2 operates in 16-bit auto-reload mode.										
Bit2:	TR2: Timer	2 Run Cont	rol.		1013.						
	This bit enables/disables Timer 2. In 8-bit mode, this bit enables/disables TMR2H only:										
	TMR2L is always enabled in this mode.										
	0: Timer 2 disabled.										
Rit1.	1: Timer 2 e	nabled.	rite - don't	care							
Bit0:	T2XCLK: Ti	mer 2 Exter	nal Clock S	elect.							
	This bit selects the external clock source for Timer 2. If Timer 2 is in 8-bit mode, this bit										
	selects the external oscillator clock source for both timer bytes. However, the Timer 2 Clock										
	Select bits (T2MH and T2ML in register CKCON) may still be used to select between the										
	external clo	ck and the s	system cloc	k for either ti	mer. n clock divi	idad by 12					
	 U. TIMEL ∠ EXTERNAL CLOCK SELECTION IS THE SYSTEM CLOCK DIVIDED BY 12. 1: Timer 2 external clock selection is the external clock divided by 8. 										





SFR Definition 18.10. TMR2RLH: Timer 2 Reload Register High Byte



SFR Definition 18.11. TMR2L: Timer 2 Low Byte



SFR Definition 18.12. TMR2H Timer 2 High Byte





19.4. Register Descriptions for PCA

Following are detailed descriptions of the special function registers related to the operation of the PCA.

SFR Definition 19.1. PCA0CN: PCA Control

	DAA						DAA	Depativation		
		R/W Decemical	R/W Decemical	R/W						
UF	UR	Reserved	Reserved	Reserved	UCF2	CCFI	CCFU			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable		
							SFR Address	s: 0xD8		
							0			
Bit7:	CF: PCA Counter/Timer Overflow Flag.									
	Set by hardware when the PCA Counter/Timer overflows from 0xFFFF to 0x0000. When the									
	Counter/Timer Overflow (CF) interrupt is enabled, setting this bit causes the CPU to vector									
	to the PCA interrupt service routine. This bit is not automatically cleared by hardware and									
	must be cleared by software.									
Bit6:	CR: PCA Counter/Timer Run Control.									
	This bit enables/disables the PCA Counter/Timer.									
	0: PCA Counter/Timer disabled.									
	1: PCA Counter/Timer enabled.									
Bits5-3:	Reserved.									
Bit2:	CCF2: PCA Module 2 Capture/Compare Flag.									
	I his bit is set by hardware when a match or capture occurs. When the CCF2 interrupt is									
	bit is not automatically cleared by bardware and must be cleared by software									
Bit1	CCE1: DCA Module 1 Canture/Compare Flag									
Ditt.	This bit is set by hardware when a match or capture occurs. When the CCF1 interrupt is									
	enabled, setting this bit causes the CPU to vector to the PCA interrupt service routine. This									
	bit is not automatically cleared by hardware and must be cleared by software.									
Bit0:	CCF0: PCA	Module 0 C	apture/Con	npare Flag.						
	This bit is se	t by hardwa	are when a	match or ca	pture occu	rs. When th	e CCF0 inte	errupt is		
	enabled, setting this bit causes the CPU to vector to the PCA interrupt service routine. This									
	bit is not automatically cleared by hardware and must be cleared by software.									

