



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	16
Program Memory Size	2KB (2K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.25V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-VFQFN Exposed Pad
Supplier Device Package	20-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f536-c-imr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Ordering Part Number	Flash Memory (kB)	Port I/Os	LIN	Package	Ordering Part Number	Flash Memory (kB)	Port I/Os	LIN	Package
C8051F520-IM	8	6	$\checkmark$	DFN-10	C8051F534-IM	4	16		QFN-20
C8051F520A-IM		_			C8051F534A-IM				
C8051F521-IM	8	6	—	DFN-10	C8051F536-IM	2	16	$\checkmark$	QFN-20
C8051F521A-IM					C8051F536A-IM				
C8051F523-IM	4	6	$\checkmark$	DFN-10	C8051F537-IM	2	16	—	QFN-20
C8051F523A-IM					C8051F537A-IM				
C8051F524-IM	4	6		DFN-10	C8051F530-IT	8	16	$\checkmark$	TSSOP-20
C8051F524A-IM					C8051F530A-IT				
C8051F526-IM	2	6	$\checkmark$	DFN-10	C8051F531-IT	8	16	—	TSSOP-20
C8051F526A-IM					C8051F531A-IT				
C8051F527-IM	2	6	_	DFN-10	C8051F533-IT	4	16	$\checkmark$	TSSOP-20
C8051F527A-IM					C8051F533A-IT				
C8051F530-IM	8	16	$\checkmark$	QFN-20	C8051F534-IT	4	16	—	TSSOP-20
C8051F530A-IM					C8051F534A-IT				
C8051F531-IM	8	16	_	QFN-20	C8051F536-IT	2	16	$\checkmark$	TSSOP-20
C8051F531A-IM					C8051F536A-IT				
C8051F533-IM	4	16	$\checkmark$	QFN-20	C8051F537-IT	2	16	_	TSSOP-20
C8051F533A-IM					C8051F537A-IT				

Table 1.2. Product Selection Guide (Not Recommended for New Designs)

The part numbers in Table 1.2 are not recommended for new designs. Instead, select the corresponding part number from Table 1.1 (silicon revision C) for your design. In Table 1.2, the part numbers in the format similar to C8051F520-IM are silicon revision A devices. The part numbers in the format similar to C8051F520A-IM are silicon revision B devices.



## Table 3.1. Pin Definitions for the C8051F52x and C8051F52xA (DFN 10)

Name	Pin Numbers		Туре	Description
	'F52xA 'F52x-C	'F52x		
RST/ C2CK	1	1	D 1/0 D 1/0	Device Reset. Open-drain output of internal POR or $V_{DD}$ monitor. An external source can initiate a system reset by driving this pin low for at least the minimum RST low time to generate a system reset, as defined in Table 2.8 on page 32. A 1 k $\Omega$ pullup to $V_{REGIN}$ is recommended. See Reset Sources Section for a com- plete description.
				Clock signal for the C2 Debug Interface.
P0.0/	2	2	D I/O or A In	Port 0.0. See Port I/O Section for a complete description.
V <sub>REF</sub>			A O or D In	External V <sub>REF</sub> Input. See V <sub>REF</sub> Section.
GND	3	3		Ground.
V <sub>DD</sub>	4	4		Core Supply Voltage.
V <sub>REGIN</sub>	5	5		On-Chip Voltage Regulator Input.
P0.5/RX*/	6	—	D I/O or A In	Port 0.5. See Port I/O Section for a complete description.
CNVSTR			D In	External Converter start input for the ADC0, see Section "4. 12- Bit ADC (ADC0)" on page 52 for a complete description.
P0.5/	—	6	D I/O or A In	Port 0.5. See Port I/O Section for a complete description.
CNVSTR			D In	External Converter start input for the ADC0, see Section "4. 12- Bit ADC (ADC0)" on page 52 for a complete description.
P0.4/TX*	7	—	D I/O or A In	Port 0.4. See Port I/O Section for a complete description.
P0.4/RX*	—	7	D I/O or A In	Port 0.4. See Port I/O Section for a complete description.
P0.3	8	—	D I/O or A In	Port 0.3. See Port I/O Section for a complete description.
XTAL2			D I/O	External Clock Output. For an external crystal or resonator, this pin is the excitation driver. This pin is the external clock input for CMOS, capacitor, or RC oscillator configurations. See Section "14. Oscillators" on page 135.
Note: Please	refer to Se	ection "2	20. Device S	Specific Behavior" on page 210.



## 4.3. ADC0 Operation

In a typical system, ADC0 is configured using the following steps:

- 1. If a gain adjustment is required, refer to Section "4.4. Selectable Gain" on page 60.
- 2. Choose the start of conversion source.
- 3. Choose Normal Mode or Burst Mode operation.
- 4. If Burst Mode, choose the ADC0 Idle Power State and set the Power-Up Time.
- 5. Choose the tracking mode. Note that Pre-Tracking Mode can only be used with Normal Mode.
- 6. Calculate required settling time and set the post convert-start tracking time using the AD0TK bits.
- 7. Choose the repeat count.
- 8. Choose the output word justification (Right-Justified or Left-Justified).
- 9. Enable or disable the End of Conversion and Window Comparator Interrupts.

#### 4.3.1. Starting a Conversion

A conversion can be initiated in one of four ways, depending on the programmed states of the ADC0 Start of Conversion Mode bits (AD0CM1–0) in register ADC0CN. Conversions may be initiated by one of the following:

- Writing a 1 to the AD0BUSY bit of register ADC0CN
- A rising edge on the CNVSTR input signal (pin P0.6)
- A Timer 1 overflow (i.e., timed continuous conversions)
- A Timer 2 overflow (i.e., timed continuous conversions)

Writing a 1 to AD0BUSY provides software control of ADC0 whereby conversions are performed "ondemand." During conversion, the AD0BUSY bit is set to logic 1 and reset to logic 0 when the conversion is complete. The falling edge of AD0BUSY triggers an interrupt (when enabled) and sets the ADC0 interrupt flag (AD0INT). Note: When polling for ADC conversion completions, the ADC0 interrupt flag (AD0INT) should be used. Converted data is available in the ADC0 data registers, ADC0H:ADC0L, when bit AD0INT is logic 1. Note that when Timer 2 overflows are used as the conversion source, Low Byte overflows are used if Timer2 is in 8-bit mode; High byte overflows are used if Timer 2 is in 16-bit mode. See Section "18. Timers" on page 182 for timer configuration.

**Important Note:** The CNVSTR input pin also functions as Port pin P0.5 on C8051F52x/52xA devices and P1.2 on C8051F53x/53xA devices. When the CNVSTR input is used as the ADC0 conversion source, Port pin P0.5 or P1.2 should be skipped by the Digital Crossbar. To configure the Crossbar to skip P0.5 or P1.2, set to 1 to the appropriate bit in the PnSKIP register. See Section "13. Port Input/Output" on page 120 for details on Port I/O configuration.

#### 4.3.2. Tracking Modes

Each ADC0 conversion must be preceded by a minimum tracking time for the converted result to be accurate, as shown in Table 2.3 on page 28. ADC0 has three tracking modes: Pre-Tracking, Post-Tracking, and Dual-Tracking. Pre-Tracking Mode provides the minimum delay between the convert start signal and end of conversion by tracking continuously before the convert start signal. This mode requires software management in order to meet minimum tracking requirements. In Post-Tracking Mode, a programmable tracking time starts after the convert start signal and is managed by hardware. Dual-Tracking Mode maximizes tracking time by tracking before and after the convert start signal. Figure 4.3 shows examples of the three tracking modes.

Pre-Tracking Mode is selected when AD0TM is set to 10b. Conversions are started immediately following the convert start signal. ADC0 is tracking continuously when not performing a conversion. Software must allow at least the minimum tracking time between each end of conversion and the next convert start signal. The minimum tracking time must also be met prior to the first convert start signal after ADC0 is enabled.



#### 4.3.5. Output Conversion Code

The registers ADC0H and ADC0L contain the high and low bytes of the output conversion code. When the repeat count is set to 1, conversion codes are represented in 12-bit unsigned integer format and the output conversion code is updated after each conversion. Inputs are measured from 0 to  $V_{REF} \times 4095/4096$ . Data can be right-justified or left-justified, depending on the setting of the AD0LJST bit (ADC0CN.2). Unused bits in the ADC0H and ADC0L registers are set to 0. Example codes are shown below for both right-justified and left-justified data.

Input Voltage	Right-Justified ADC0H:ADC0L (AD0LJST = 0)	Left-Justified ADC0H:ADC0L (AD0LJST = 1)
V <sub>REF</sub> x 4095/4096	0x0FFF	0xFFF0
V <sub>REF</sub> x 2048/4096	0x0800	0x8000
V <sub>REF</sub> x 2047/4096	0x07FF	0x7FF0
0	0x0000	0x0000

When the ADC0 Repeat Count is greater than 1, the output conversion code represents the accumulated result of the conversions performed and is updated after the last conversion in the series is finished. Sets of 4, 8, or 16 consecutive samples can be accumulated and represented in unsigned integer format. The repeat count can be selected using the AD0RPT bits in the ADC0CF register. The value must be right-justified (AD0LJST = "0"), and unused bits in the ADC0H and ADC0L registers are set to '0'. The following example shows right-justified codes for repeat counts greater than 1. Notice that accumulating  $2^n$  samples is equivalent to left-shifting by *n* bit positions when all samples returned from the ADC have the same value.

Input Voltage	Repeat Count = 4	Repeat Count = 8	Repeat Count = 16
V <sub>REF</sub> x 4095/4096	0x3FFC	0x7FF8	0xFFF0
V <sub>REF</sub> x 2048/4096	0x2000	0x4000	0x8000
V <sub>REF</sub> x 2047/4096	0x1FFC	0x3FF8	0x7FF0
0	0x0000	0x0000	0x0000



#### 4.4.1. Calculating the Gain Value

The ADC0 selectable gain feature is controlled by 13 bits in three registers. ADC0GNH contains the 8 upper bits of the gain value and ADC0GNL contains the 4 lower bits of the gain value. The final GAINADD bit (ADC0GNA.0) controls an optional extra 1/64 (0.016) of gain that can be added in addition to the ADC0GNH and ADC0GNL gain. The ADC0GNA.0 bit is set to 1 after a power-on reset.

The equivalent gain for the ADC0GNH, ADC0GNL and ADC0GNA registers is:

$$gain = \left(\frac{GAIN}{4096}\right) + GAINADD \times \left(\frac{1}{64}\right)$$

### Equation 4.2. Equivalent Gain from the ADC0GNH and ADC0GNL Registers

Where:

*GAIN* is the 12-bit word of ADC0GNH[7:0] and ADC0GNL[7:4] *GAINADD* is the value of the GAINADD bit (ADC0GNA.0) *gain* is the equivalent gain value from 0 to 1.016

For example, if ADC0GNH = 0xFC, ADC0GNL = 0x00, and GAINADD = '1', GAIN = 0xFC0 = 4032, and the resulting equation is:

$$gain = \left(\frac{4032}{4096}\right) + 1 \times \left(\frac{1}{64}\right) = 0.984 + 0.016 = 1.0$$

The table below equates values in the ADC0GNH, ADC0GNL, and ADC0GNA registers to the equivalent gain using this equation.

ADC0GNH Value	ADC0GNL Value	GAINADD Value	GAIN Value	Equivalent Gain
0xFC (default)	0x00 (default)	1 (default)	4032 + 64	1.0 (default)
0x7C	0x00	1	1984 + 64	0.5
0xBC	0x00	1	3008 + 64	0.75
0x3C	0x00	1	960 + 64	0.25
0xFF	0xF0	0	4095 + 0	~1.0
0xFF	0xF0	1	4095 + 64	1.016

For any desired gain value, the GAIN registers can be calculated by:

$$GAIN = \left(gain - GAINADD \times \left(\frac{1}{64}\right)\right) \times 4096$$

Equation 4.3. Calculating the ADC0GNH and ADC0GNL Values from the Desired Gain Where:

*GAIN* is the 12-bit word of ADC0GNH[7:0] and ADC0GNL[7:4] *GAINADD* is the value of the GAINADD bit (ADC0GNA.0) *gain* is the equivalent gain value from 0 to 1.016

When calculating the value of GAIN to load into the ADC0GNH and ADC0GNL registers, the GAINADD bit can be turned on or off to reach a value closer to the desired gain value.



## SFR Definition 4.8. ADC0CN: ADC0 Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
AD0EN	BURSTEN	<b>AD0INT</b>	AD0BUSY	<b>AD0WINT</b>	<b>AD0LJST</b>	AD0CM1	AD0CM0	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
						(bi	t addressable)	) 0xE8				
Bit7:	AD0EN: AD0	C0 Enable I	Bit.									
	0: ADC0 Disa	abled. ADC	0 is in low-	power shute	down.							
	1: ADC0 Ena	abled. ADC	0 is active a	and ready fo	or data conv	versions.						
Bit6:	BURSTEN: /	ADC0 Burs	t Mode Ena	ble Bit.								
	0: ADC0 Bur	st Mode Di	sabled.									
D:45	1: ADC0 Bur	st Mode Er	habled.									
BI()		DU Convers	sion Comple		Flag.	not time AD(		loorod				
	1: ADC0 has	completed	eleu a uala	version	Since the la		UNIT Was C	lealeu.				
Rit4			Rit									
DITT.	Read:	(DOC Duby	Dit.									
	0: ADC0 con	version is a	complete or	a conversio	on is not cu	rrently in pro	ogress. AD	0INT is set				
	to logic 1 on	the falling e	edge of AD	OBUSY.		, ,	0					
	1: ADC0 con	version is i	n progress.									
	Write:											
	0: No Effect.											
-	1: Initiates A	DC0 Conve	ersion if AD	0CM1 - 0 = 0	)0b							
Bit3:	ADOWINT: A	DC0 Windo	ow Compar	e Interrupt H	-lag.							
		be cleared	t by soπwar	e. Matak kaa	not occurre	nd ainaa thir	a flog woo k	oot algored				
	1: ADC0 Win	dow Comp	arison Data	a match has	occurred		s liay was lo	ast cleared.				
Bit2:	ADOLJST: A	DC0 Left J	ustifv Selec	t maton nao	ooouncu.							
	0: Data in AD	COH:ADC	0L registers	is right just	ified.							
	1: Data in AD	COH:ADC	0L registers	s is left justif	ied. This op	tion should	not be use	d with a				
	repeat count	greater that	an 1 (when a	AD0RPT1-	0 is 01b, 10	b, or 11b).						
Bits1-0:	AD0CM1-0:	ADC0 Star	t of Conver	sion Mode S	Select.							
	00: ADC0 co	nversion in	itiated on e	very write o	f 1 to AD0B	BUSY.						
	01: ADC0 co	nversion in	itiated on o	verflow of T	imer 1.							
	10: ADC0 co	nversion in	itiated on ri	sing edge o	f external C	NVSTR.						
	TT: ADCU CO	nversion in	itiated on o	vernow of 1	imer 2.							



## SFR Definition 4.9. ADC0TK: ADC0 Tracking Mode Select

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
	ADO	PWR		AD	MTC	AD	0TK	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
	(bit addressable)							
Bits7–4:	ADOPWR3- For BURSTE ADC0 power For BURSTE ADC0 remai For BURSTE ADC0 enters after each co equation: ADOPWR	<b>0</b> : ADC0 But $EN = 0$ : T state controls EN = 1 and $EN = 1$ and	urst Power-l rolled by AE AD0EN = 1 and does n AD0EN = 0 bw power sta signal. The $\frac{4p}{s} - 1$ or	Up Time. DOEN. ; iot enter the : ate as spec Power Up ti <i>Tstartup</i>	e very low po- ified in Table ime is progra p = (AD0)	ower state. e 2.3 on pa ammed acc PWR + 1)2	ge 28 and i ording to th 200 <i>ns</i>	s enabled e following
Bits3–2: Bits1–0:	<b>AD0TM1–0</b> : 00: Reserved 01: ADC0 is 10: ADC0 is 11: ADC0 is <b>AD0TK1–0</b> : Post-Trackin 00: Post-Tra 01: Post-Tra 10: Post-Tra 11: Post-Tra	ADC0 Trac configured configured configured ADC0 Post g time is cc cking time i cking time i cking time i	to Post-Tra to Pre-Trac to Dual-Tra t-Track Time ontrolled by is equal to 2 is equal to 4 is equal to 8 s equal to 1	Select Bits. cking Mode. cking Mode. cking Mode a. AD0TK as SAR clock SAR clock SAR clock SAR clock	e. (default). follows: cycles + 2 cycles + 2 cycles + 2 cycles + 2 k cycles + 2	FCLK cycle FCLK cycle FCLK cycle 2 FCLK cycl	95. 95. 95. 1es.	



SFR	Definition	7.3.	CPT0MD:	Comparator0	Mode Selection
-----	------------	------	---------	-------------	----------------

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Reserve	d —	<b>CP0RIE</b>	CP0FIE	_		CP0MD1	CP0MD0	00000010
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x9D
Bit7:	RESERVED	. Read = 0	o. Must write	e 0b.				
Bit6:	UNUSED. R	Read = 0b. V	Vrite = don't	care.				
Bit5:	CPORIE: Co	mparator R	ising-Edge	Interrupt Er	able.			
	0: Compara	tor rising-ec	lge interrupt	disabled.				
DitA	1: Compara	tor rising-ed	ige interrupt	enabled.	abla			
DIL4.	0: Comparat	tor falling_o	dilling-Euge dae interrun	t disabled	lable.			
	1: Compara	tor falling-ed	dge interrup dge interrup	t enabled.				
	Note: It is ne	ecessarv to	enable both	CP0xIE an	d the corre	spondent E	CPx bit loca	ated in EIE1
	SFR.	····, ··				-1		
D:4-2 2.	2: UNUSED Read = 00b Write = don't care							
DIISS-Z.	UNUSED. R	lead = 00b.	Write = don	i't care.				
Bits1–0:	CP0MD1-C	Read = 00b. <b>P0MD0</b> : Co	Write = don mparator0 I	i't care. Mode Selec	t			
Bits1–0:	CP0MD1–C These bits s	tead = 00b. <b>P0MD0</b> : Co elect the re	Write = don omparator0 I sponse time	i't care. Mode Selec e for Compa	t rator0.			
Bits1–0:	CPOMD1–C These bits s	Read = 00b. <b>P0MD0</b> : Co elect the re	Write = don omparator0 I sponse time	i't care. Mode Selec e for Compa	t rator0.			
Bits1–0:	CP0MD1–C These bits s	Read = 00b. <b>P0MD0</b> : Co elect the re <b>CP0MD1</b>	Write = dor omparator0 I sponse time <b>CP0MD0</b>	i't care. Mode Selec ofor Compa CP0 Fall	t rator0. <b>ing Edge</b> I	Response	7	
Bits1–0:	CPOMD1–C These bits s	Read = 00b. <b>P0MD0</b> : Cc elect the re <b>CP0MD1</b>	Write = don omparator0 I sponse time CP0MD0	i't care. Mode Selec for Compa CP0 Fall	t rator0. ing Edge Time (TYF	Response P)		
Bits1–0:	CPOMD1–C These bits s Mode	Read = 00b. <b>P0MD0</b> : Cc elect the re <b>CP0MD1</b> 0	Write = don omparator0 I sponse time CP0MD0	i't care. Mode Selec for Compa CP0 Fall Faste	t rator0. <b>ing Edge</b> <b>Time (TYF</b> st Respons	Response 2) se Time		
Bits1–0:	CPOMD1-C These bits s Mode	Read = 00b. <b>P0MD0</b> : Co elect the re <b>CP0MD1</b> 0 0	Write = don omparator0 I sponse time CP0MD0 0 1	i't care. Mode Selec for Compa CP0 Fall Faste	t rator0. <b>ling Edge</b> I <b>Time (TYF</b> st Respons	<b>Response</b> <b>P)</b> se Time		
Bits1–0:	CPOMD1-C These bits s Mode	Read = 00b. <b>P0MD0</b> : Cc elect the re <b>CP0MD1</b> 0 0 1	Write = don omparator0 I sponse time CP0MD0 0 1 0	i't care. Mode Selec for Compa CP0 Fall Faste	t rator0. <b>ing Edge</b> <b>Time (TYF</b> st Respons	Response ?) se Time		
Bits1–0:	UNUSED. RCP0MD1-CThese bits sMode0123	Read = 00b. <b>P0MD0</b> : Cc elect the re <b>CP0MD1</b> 0 0 1 1	Write = don omparator0 I sponse time CP0MD0 0 1 0 1	i't care. Mode Selec for Compa CP0 Fall Faste Lowest	t rator0. <b>ing Edge</b> <b>Time (TYF</b> st Respons   Power Cor	Response ?) se Time		
Bits1–0:	Mode   0   1   2   3	Read = 00b. <b>P0MD0</b> : Co elect the re <b>CP0MD1</b> 0 0 1 1	Write = don omparator0 I sponse time CP0MD0 0 1 0 1	i't care. Mode Selec e for Compa CP0 Fall Faste Lowest	t rator0. <b>ing Edge</b> Time (TYF st Respons 	Response ) se Time isumption		
Bits1–0:	Mode   0   1   2   3	Read = 00b. <b>P0MD0</b> : Co elect the re <b>CP0MD1</b> 0 0 1 1 1 Edge resp	Write = don omparator0 I sponse time CP0MD0 0 1 0 1 0 1	i't care. Mode Selec for Compa CP0 Fall Faste Lowest are approxi	t rator0. <b>ing Edge</b> <b>Time (TYF</b> st Respons  Power Cor mately dou	Response ?) se Time asumption ble the Falli	ng Edge re	esponse
Bits1–0:	UNUSED. R     CP0MD1-C     These bits s     Mode     0     1     2     3     Note: Rising times.	Read = 00b. <b>P0MD0</b> : Cc elect the re <b>CP0MD1</b> 0 0 1 1 Edge resp	Write = don omparator0 I sponse time CP0MD0 0 1 0 1 0 1 0 0	i't care. Mode Selec for Compa CP0 Fall Faste Lowest are approxi	t rator0. <b>ing Edge</b> <b>Time (TYF</b> st Respons  <u></u> Power Cor mately dou	Response ) se Time isumption ble the Falli	ng Edge re	esponse



## **10.4.** Interrupt Register Descriptions

The SFRs used to enable the interrupt sources and set their priority level are described below. Refer to the data sheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

## SFR Definition 10.1. IE: Interrupt Enable

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
EA	ESPI0	ET2	ES0	ET1	EX1	ET0	EX0	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit			
	SFR Address: UX										
Bit7	EA: Global Interrupt Enable.										
Dit/	This bit globa	ally enable	s/disables a	ll interrupts	It override	s the individ	dual interrup	t mask set-			
	tings.										
	0: Disable al	l interrupt s	sources.								
	1: Enable ea	ch interrup	t according	to its individ	lual mask s	etting.					
Bit6:	ESPI0: Enab	le Serial P	eripheral In	terface (SPI	0) Interrupt						
	This bit sets	the maskin	ig of the SP	10 interrupts	5.						
	0: Disable al	I SPI0 inter	rupts.								
D:45.	1: Enable int	errupt requ	lests genera	ated by SPI	).						
BIto	This bit sets	the maskin	terrupt.	or 2 interru	nt						
	0. Disable Ti	mer 2 inter	runt		pi.						
	1: Enable int	errupt reau	iests genera	ated by the <sup>.</sup>	TF2L or TF	2H flaos.					
Bit4:	ES0: Enable	UART0 In	terrupt.	, <b>,</b>	-	- 5-					
	This bit sets	the maskin	ig of the UA	RT0 interru	pt.						
	0: Disable U	ART0 inter	rupt.								
	1: Enable UA	ART0 interr	upt.								
Bit3:	ET1: Enable	Timer 1 In	terrupt.								
	This bit sets	the maskin	ig of the lin	ner 1 interru	pt.						
	1. Enable int		lienupi. Iests genera	ated by the	TF1 flag						
Bit2 <sup>.</sup>	EX1: Enable	External Ir	nterrunt 1	aled by the	n nay.						
	This bit sets	the maskin	ig of the ext	ernal interru	ipt 1.						
	0: Disable ex	ternal inter	rrupt 1.		•						
	1: Enable ex	tern interru	pt 1 reques	ts.							
Bit1:	ET0: Enable	Timer 0 In	terrupt.								
	This bit sets	the maskin	ig of the Tim	ner 0 interru	pt.						
	0: Disable al	I Timer 0 in	iterrupt.								
Bit0.	FY0: Enable	External Ir	tests genera	aled by the	rro nag.						
Dito.	This bit sets	the maskin	non of the ext	ernal interri	int 0						
	0: Disable ex	ternal inter	rrupt 0.								
	1: Enable ex	tern interru	pt 0 reques	ts.							
			-								



#### SFR Definition 10.2. IP: Interrupt Priority R/W R/W R/W R/W R/W R/W Reset Value R R/W PT2 PS0 -PSPI0 PT1 PX1 PT0 PX0 10000000 Bit Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Addressable SFR Address: 0xB8 Bit7: **UNUSED**. Read = 1b: Write = don't care. Bit6: PSPI0: Serial Peripheral Interface (SPI0) Interrupt Priority Control. This bit sets the priority of the SPI0 interrupt. 0: SPI0 interrupt set to low priority level. 1: SPI0 interrupt set to high priority level. Bit5: PT2: Timer 2 Interrupt Priority Control. This bit sets the priority of the Timer 2 interrupt. 0: Timer 2 interrupt set to low priority level. 1: Timer 2 interrupt set to high priority level. Bit4: **PS0**: UARTO Interrupt Priority Control. This bit sets the priority of the UART0 interrupt. 0: UART0 interrupt set to low priority level. 1: UART0 interrupt set to high priority level. Bit3: PT1: Timer 1 Interrupt Priority Control. This bit sets the priority of the Timer 1 interrupt. 0: Timer 1 interrupt set to low priority level. 1: Timer 1 interrupt set to high priority level. Bit2: **PX1**: External Interrupt 0 Priority Control. This bit sets the priority of the external interrupt 1. 0: INT1 interrupt set to low priority level. 1: INT1 interrupt set to high priority level. PT0: Timer 0 Interrupt Priority Control. Bit1: This bit sets the priority of the Timer 0 interrupt. 0: Timer 0 interrupt set to low priority level. 1: Timer 0 interrupt set to high priority level. Bit0: **PX0**: External Interrupt 0 Priority Control. This bit sets the priority of the external interrupt 0. 0: INT0 interrupt set to low priority level. 1: INT0 interrupt set to high priority level.



## **10.5. External Interrupts**

The INTO and INTO external interrupt sources are configurable as active high or low, edge or level sensitive. The INOPL (INTO Polarity) and IN1PL (INTO Polarity) bits in the IT01CF register select active high or active low; the IT0 and IT1 bits in TCON (Section "18.1. Timer 0 and Timer 1" on page 182) select level or edge sensitive. The table below lists the possible configurations.

IT0	IN0PL	INT0 Interrupt
1	0	Active low, edge sensitive
1	1	Active high, edge sensitive
0	0	Active low, level sensitive
0	1	Active high, level sensitive

IT1	IN1PL	INT1 Interrupt
1	0	Active low, edge sensitive
1	1	Active high, edge sensitive
0	0	Active low, level sensitive
0	1	Active high, level sensitive

INTO and INTO are assigned to Port pins as defined in the ITO1CF register (see SFR Definition 10.5). Note that INTO and INTO Port pin assignments are independent of any Crossbar assignments. INTO and INTO will monitor their assigned Port pins without disturbing the peripheral that was assigned the Port pin via the Crossbar. To assign a Port pin only to INTO and/or INTO, configure the Crossbar to skip the selected pin(s). This is accomplished by setting the associated bit in register XBRO (see Section "13.1. Priority Crossbar Decoder" on page 122 for complete details on configuring the Crossbar).

In the typical configuration, the external interrupt pins should be skipped in the crossbar and configured as open-drain with the pin latch set to 1. See Section "13. Port Input/Output" on page 120 for more information.

IE0 (TCON.1) and IE1 (TCON.3) serve as the interrupt-pending flags for the INT0 and INT0 external interrupts, respectively. If an INT0 or INT0 external interrupt is configured as edge-sensitive, the corresponding interrupt-pending flag is automatically cleared by the hardware when the CPU vectors to the ISR. When configured as level sensitive, the interrupt-pending flag remains logic 1 while the input is active as defined by the corresponding polarity bit (IN0PL or IN1PL); the flag remains logic 0 while the input is inactive. The external interrupt source must hold the input active until the interrupt request is recognized. It must then deactivate the interrupt request before execution of the ISR completes or another interrupt request will be generated.



			F	<b>&gt;</b> 0				
SF Signals DFN 10	VREF		XTAL1	XTAL2		CNVSTR		
PIN I/O	0	1	2	3	4	5		
ТХ0							C8051F52xA/F52x-C	
RX0							devices	
ТХ0							CR051E52x dovicos	
RX0								
SCK								
MISO								
MOSI	1							
NSS*								
LIN-TX								
LIN-RX								
CP0								
CP0A								
/SYSCLK								
CEX0								
CEX1								
CEX2	1							
ECI								
ТО								
T1								
	0	1	1	0	0	0		
	Р	0SK	IP[0	):5] =	= 0x0	)6		
	Poi	rt pir	n po	tenti	ally a	assi	gnable to peripheral	
SF Signals	Spe	ecial	Fu	nctic	on Sig	gna	ls are not assigned by the crossbar.	
	When these signals are enabled, the Crossbar must be manually configured							
	to s	skip	thei	r coi	rresp	ond	ling port pins.	

Note: 4-Wire SPI Only.

### Figure 13.6. Crossbar Priority Decoder with Some Pins Skipped (DFN 10)

Registers XBR0 and XBR1 are used to assign the digital I/O resources to the physical I/O Port pins. Note that when the SMBus is selected, the Crossbar assigns both pins associated with the SMBus (SDA and SCL); when the UART is selected, the Crossbar assigns both pins associated with the UART (TX and RX). UART0 pin assignments are fixed for bootloading purposes: UART TX0 is always assigned to P0.3 or P0.4\*; UART RX0 is always assigned to P0.4 or P0.5\*. Standard Port I/Os appear contiguously starting at P0.0 after prioritized functions and skipped pins are assigned.

**Note:** Refer to Section "20. Device Specific Behavior" on page 210.



## SFR Definition 14.1. OSCICN: Internal Oscillator Control

R/W	R/W	R/W	R	R	R/W	R/W	R/W	Reset Value		
IOSCEN	1 IOSCEN0	SUSPEND	IFRDY	_	IFCN2	IFCN1	IFCN0	11000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-		
							SFR Address	0xB2		
Bits7–6:	IOSCEN[1:0	<b>)]</b> : Internal O	scillator Er	nable Bits.						
	00: Oscillator Disabled.									
	01: Reserved.									
	10: Keserved. 11: Occillator Enchlad in Normal Mada and Dischlad in Suspand Mada									
Rit5.	TT. Oscillator Enabled in Normal Mode and Disabled in Suspend Mode.									
Dito.	Setting this hit to logic 1 places the internal oscillator in SUSPEND mode. The internal oscil-									
	lator resumes operation when one of the SUSPEND mode awakening events occur									
Bit4:	<b>IFRDY</b> : Internal Oscillator Frequency Ready Flag.									
	0: Internal O	scillator is no	t running	at program	med freque	ency.				
	1: Internal O	scillator is ru	inning at p	rogrammed	l frequency					
Bit3:	<b>UNUSED</b> . Read = 0b, Write = don't care.									
Bits2–0:	: IFCN2-0: Internal Oscillator Frequency Control Bits.									
	000: SYSCLK derived from Internal Oscillator divided by 128 (default).									
	001: SYSCLK derived from Internal Oscillator divided by 64.									
	010: SYSCLK derived from Internal Oscillator divided by 32.									
	UTT: SYSULK derived from Internal Oscillator divided by 16.									
	100: SYSULK derived from Internal Oscillator divided by 8.									
	110: SYSCI K derived from Internal Oscillator divided by 2									
	111: SYSCI K derived from Internal Oscillator divided by 2.									



## 14.2. External Oscillator Drive Circuit

The external oscillator circuit may drive an external crystal, ceramic resonator, capacitor, or RC network. A CMOS clock may also provide a clock input. For a crystal or ceramic resonator configuration, the crystal/resonator must be wired across the XTAL1 and XTAL2 pins as shown in Option 1 of Figure 14.1. A 10 M $\Omega$  resistor also must be wired across the XTAL1 and XTAL2 pins for the crystal/resonator configuration. In RC, capacitor, or CMOS clock configuration, the clock source should be wired to the XTAL2 pin as shown in Option 2, 3, or 4 of Figure 14.1. The type of external oscillator must be selected in the OSCXCN register, and the frequency control bits (XFCN) must be selected appropriately (see SFR Definition 14.4. OSCXCN: External Oscillator Control).

**Important Note on External Oscillator Usage:** Port pins must be configured when using the external oscillator circuit. When the external oscillator drive circuit is enabled in crystal/resonator mode, Port pins P0.7 and P1.0 ('F53x/'F53xA) or P0.2 and P0.3 ('F52x/'F52xA) are used as XTAL1 and XTAL2 respectively. When the external oscillator drive circuit is enabled in capacitor, RC, or CMOS clock mode, Port pin P1.0 ('F53x/'F53xA) or P0.3 ('F52x/'F52xA) is used as XTAL2. The Port I/O Crossbar should be configured to skip the Port pins used by the oscillator circuit; see Section "13.1. Priority Crossbar Decoder" on page 122 for Crossbar configuration. Additionally, when using the external oscillator circuit in crystal/resonator, capacitor, or RC mode, the associated Port pins should be configured as **analog inputs**. In CMOS clock mode, the associated pin should be configured as a **digital input**. See Section "13.2. Port I/O Initialization" on page 126 for details on Port input mode selection.

#### 14.2.1. Clocking Timers Directly Through the External Oscillator

The external oscillator source divided by eight is a clock option for the timers (Section "18. Timers" on page 182) and the Programmable Counter Array (PCA) (Section "19. Programmable Counter Array (PCA0)" on page 195). When the external oscillator is used to clock these peripherals, but is not used as the system clock, the external oscillator frequency must be less than or equal to the system clock frequency. In this configuration, the clock supplied to the peripheral (external oscillator / 8) is synchronized with the system clock; the jitter associated with this synchronization is limited to  $\pm 0.5$  system clock cycles.

#### 14.2.2. External Crystal Example

If a crystal or ceramic resonator is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 14.1, Option 1. The External Oscillator Frequency Control value (XFCN) should be chosen from the Crystal column of the table in SFR Definition 14.4. For example, a 12 MHz crystal requires an XFCN setting of 111b.

When the crystal oscillator is first enabled, the oscillator amplitude detection circuit requires a settling time to achieve proper bias. Introducing a delay of 1 ms between enabling the oscillator and checking the XTLVLD bit will prevent a premature switch to the external oscillator as the system clock. Switching to the external oscillator before the crystal oscillator has stabilized can result in unpredictable behavior. The recommended procedure is:

- 1. Configure XTAL1 and XTAL2 pins by writing 1 to the port latch.
- 2. Configure XTAL1 and XTAL2 as analog inputs.
- 3. Enable the external oscillator.
- 4. Wait at least 1 ms.
- 5. Poll for XTLVLD => 1.

6. Switch the system clock to the external oscillator.

Note: Tuning-fork crystals may require additional settling time before XTLVLD returns a valid result.

The capacitors shown in the external crystal configuration provide the load capacitance required by the crystal for correct oscillation. These capacitors are "in series" as seen by the crystal and "in parallel" with the stray capacitance of the XTAL1 and XTAL2 pins.



## SFR Definition 17.5. LIN0DT2: LIN0 Data Byte 2



## SFR Definition 17.6. LIN0DT3: LIN0 Data Byte 3



## SFR Definition 17.7. LIN0DT4: LIN0 Data Byte 4





## **19.1. PCA Counter/Timer**

The 16-bit PCA counter/timer consists of two 8-bit SFRs: PCA0L and PCA0H. PCA0H is the high byte (MSB) of the 16-bit counter/timer and PCA0L is the low byte (LSB). Reading PCA0L automatically latches the value of PCA0H into a "snapshot" register; the following PCA0H read accesses this "snapshot" register. **Reading the PCA0L Register first guarantees an accurate reading of the entire 16-bit PCA0 counter.** Reading PCA0H or PCA0L does not disturb the counter operation. The CPS2-CPS0 bits in the PCA0MD register select the timebase for the counter/timer as shown in Table 19.1.

When the counter/timer overflows from 0xFFFF to 0x0000, the Counter Overflow Flag (CF) in PCA0MD is set to logic 1 and an interrupt request is generated if CF interrupts are enabled. Setting the ECF bit in PCA0MD to logic 1 enables the CF flag to generate an interrupt request. The CF bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software (Note: PCA0 interrupts must be globally enabled before CF interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit (IE.7) and the EPCA0 bit in EIE1 to logic 1). Clearing the CIDL bit in the PCA0MD register allows the PCA to continue normal operation while the CPU is in Idle mode.

CPS2	CPS1	CPS0	Timebase
0	0	0	System clock divided by 12
0	0	1	System clock divided by 4
0	1	0	Timer 0 overflow
0	1	1	High-to-low transitions on ECI (max rate = system clock divided by 4)
1	0	0	System clock
1	0	1	External oscillator source divided by 8*

#### Table 19.1. PCA Timebase Input Options

**Note:** External clock divided by 8 is synchronized with the system clock.







### 19.2.5. 8-Bit Pulse Width Modulator Mode

Each module can be used independently to generate a pulse width modulated (PWM) output on its associated CEXn pin. The frequency of the output is dependent on the timebase for the PCA counter/timer. The duty cycle of the PWM output signal is varied using the module's PCA0CPHn capture/compare register. When the value in the low byte of the PCA counter/timer (PCA0L) is equal to the value in PCA0CPLn, the output on the CEXn pin will be set. When the count value in PCA0L overflows, the CEXn output will be reset (see Figure 19.8). Also, when the counter/timer low byte (PCA0L) overflows from 0xFF to 0x00, PCA0CPLn is reloaded automatically with the value stored in the module's capture/compare high byte (PCA0CPHn) without software intervention. Setting the ECOMn and PWMn bits in the PCA0CPMn register enables 8-Bit Pulse Width Modulator mode. The duty cycle for 8-Bit PWM Mode is given by Equation 19.2.

**Important Note About Capture/Compare Registers**: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to 0; writing to PCA0CPHn sets ECOMn to 1.

$$DutyCycle = \frac{(256 - PCA0CPHn)}{256}$$

### Equation 19.2. 8-Bit PWM Duty Cycle

Using Equation 19.2, the largest duty cycle is 100% (PCA0CPHn = 0), and the smallest duty cycle is 0.39% (PCA0CPHn = 0xFF). A 0% duty cycle may be generated by clearing the ECOMn bit to 0.



Figure 19.8. PCA 8-Bit PWM Mode Diagram



#### 19.2.6. 16-Bit Pulse Width Modulator Mode

A PCA module may also be operated in 16-Bit PWM mode. In this mode, the 16-bit capture/compare module defines the number of PCA clocks for the low time of the PWM signal. When the PCA counter matches the module contents, the output on CEXn is asserted high; when the counter overflows, CEXn is asserted low. To output a varying duty cycle, new value writes should be synchronized with PCA CCFn match interrupts. 16-Bit PWM Mode is enabled by setting the ECOMn, PWMn, and PWM16n bits in the PCA0CPMn register. For a varying duty cycle, match interrupts should be enabled (ECCFn = 1 AND MATn = 1) to help synchronize the capture/compare register writes. The duty cycle for 16-Bit PWM Mode is given by Equation 19.3.

**Important Note About Capture/Compare Registers**: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to 0; writing to PCA0CPHn sets ECOMn to 1.

$$DutyCycle = \frac{(65536 - PCA0CPn)}{65536}$$

#### Equation 19.3. 16-Bit PWM Duty Cycle

Using Equation 19.3, the largest duty cycle is 100% (PCA0CPn = 0), and the smallest duty cycle is 0.0015% (PCA0CPn = 0xFFFF). A 0% duty cycle may be generated by clearing the ECOMn bit to 0.





### 19.3. Watchdog Timer Mode

A programmable watchdog timer (WDT) function is available through the PCA Module 2. The WDT is used to generate a reset if the time between writes to the WDT update register (PCA0CPH2) exceed a specified limit. The WDT can be configured and enabled/disabled as needed by software.

With the WDTE bit set in the PCA0MD register, Module 2 operates as a watchdog timer (WDT). The Module 2 high byte is compared to the PCA counter high byte; the Module 2 low byte holds the offset to be used when WDT updates are performed. The Watchdog Timer is enabled on reset. Writes to some PCA registers are restricted while the Watchdog Timer is enabled.



## 20. Device Specific Behavior

This chapter contains behavioral differences between the silicon revisions of C8051F52x/52xA/F53x/53xA devices.

These differences do not affect the functionality or performance of most systems and are described below.

## 20.1. Device Identification

The Part Number Identifier on the top side of the device package can be used for decoding device information. The first character of the trace code identifies the silicon revision. On C8051F52x-C/53x-C devices, the trace code (second line on the TSSOP-20 and DFN-10 packages; third line on the QFN-20 package) will begin with the letter "C". The "A" suffix at the end of the part number such as "C8051F530A" is only present on Revision B devices. All other revisions do not include this suffix. Figures 20.1, 20.2, and 20.3 show how to find the part number on the top side of the device package.





Figure 20.2. Device Package—QFN 20



## 21. C2 Interface

C8051F52x/F52xA/F53x/F53xA devices include an on-chip Silicon Laboratories 2-Wire (C2) debug interface to allow Flash programming and in-system debugging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2 protocol.

## 21.1. C2 Interface Registers

The following describes the C2 registers necessary to perform Flash programming functions through the C2 interface. All C2 registers are accessed through the C2 interface as described in the C2 Interface Specification.

## C2 Register Definition 21.1. C2ADD: C2 Address



## C2 Register Definition 21.2. DEVICEID: C2 Device ID



