E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	16
Program Memory Size	2KB (2K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.25V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f537-c-itr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong












Table 2.2. Global DC Electrical Characteristics

-40 to +125 °C, 25 MHz System Clock unless otherwise specified. Typical values are given at 25 °C

Parameter	Conditions	Min	Тур	Max	Units	
Digital Supply Current—CPU Inactive (Idle Mode, not fetching instructions from Flash)						
Idle I _{DD} ^{3,4}	V _{DD} = 2.1 V:					
	Clock = 32 kHz	—	8	—	μA	
	Clock = 200 kHz	—	22	—	μA	
	Clock = 1 MHz	—	0.09	—	mA	
	Clock = 25 MHz	—	2.2	5	mA	
	V _{DD} = 2.6 V:					
	Clock = 32 kHz	—	9	—	μA	
	Clock = 200 kHz	_	30	_	μA	
	Clock = 1 MHz	_	0.13	_	mA	
	Clock = 25 MHz	—	3	6.5	mA	
Idle I _{DD} Frequency Sensitivity ^{3,6}	T = 25 °C:					
	V _{DD} = 2.1 V, F <u><</u> 1 MHz	—	90	—	µA/MHz	
	$V_{DD} = 2.1 \text{ V}, \text{ F} > 1 \text{ MHz}$	—	90	—	µA/MHz	
	$V_{DD} = 2.6 V, F \le 1 MHz$	—	118	—	µA/MHz	
	$V_{DD} = 2.6 \text{ V}, \text{ F} > 1 \text{ MHz}$	—	118	—	µA/MHz	
Divital Current Current ³						
Digital Supply Current ³	Oscillator not running,					
(Stop or Suspend Mode)	V _{DD} Monitor Disabled.		_			
	T = 25 °C	—	2	—	μA	
	T = 60 °C	—	3	—	μA	
	T = 125 °C	—	50	_	μA	

Notes:

- 1. For more information on $V_{\mbox{REGIN}}$ characteristics, see Table 2.6 on page 30.
- **2.** SYSCLK must be at least 32 kHz to enable debugging.
- **3.** Based on device characterization data; Not production tested.
- 4. Does not include internal oscillator or internal regulator supply current.
- 5. I_{DD} can be estimated for frequencies <= 12 MHz by multiplying the frequency of interest by the frequency sensitivity number for that range. When using these numbers to estimate I_{DD} > 12 MHz, the estimate should be the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example: V_{DD} = 2.6 V; F = 20 MHz, I_{DD} = 7.3 mA (25 MHz 20 MHz) x 0.184 mA/MHz = 6.38 mA.
- 6. Idle I_{DD} can be estimated for frequencies <= 1 MHz by multiplying the frequency of interest by the frequency sensitivity number for that range. When using these numbers to estimate I_{DD} > 1 MHz, the estimate should be the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example: V_{DD} = 2.6 V; F= 5 MHz, Idle I_{DD} = 3 mA (25 MHz– 5 MHz) x 118 µA/MHz = 0.64 mA.



Table 2.11. Internal Oscillator Electrical Characteristics

 V_{DD} = 1.8 to 2.75 V, -40 to +125 °C unless otherwise specified; Using factory-calibrated settings.

Parameter	Conditions	Min	Тур	Max	Units
Oscillator Frequency ¹	$\begin{array}{l} \text{IFCN} = 111\text{b} \\ \text{VDD} \geq \text{VREGMIN}^2 \end{array}$	24.5 – 0.5%	24.5 ³	24.5 + 0.5%	MHz
	IFCN = 111b VDD < VREGMIN ²	24.5 – 1.0%	24.5 ³	24.5 + 1.0%	
	Oscillator On OSCICN[7:6] = 11b	—	800	1100	μA
	Oscillator Suspend OSCICN[7:6] = 00b ZTCEN = 1				
	T = 25 °C	_	67	_	μA
Oscillator Supply Current	T = 85 °C	_	77	—	μA
(from V _{DD})	T = 125 °C	_	117	300	μA
	Oscillator Suspend OSCICN[7:6] = 00b ZTCEN = 0				
	T = 25 °C	_	2	_	μA
	T = 85 °C	_	3	_	μA
	T = 125 °C	_	50	_	μA
Wake-Up Time From Sus- pend	$\frac{\text{OSCICN[7:6]} = 00b}{\text{ZTCEN} = 0^4}$	—	_	1	μs
	OSCICN[7:6] = 00b ZTCEN = 1	—	5	_	Instruction Cycles
Power Supply Sensitivity	Constant Temperature		0.10		%/V
Temperature Sensitivity ⁵	Constant Supply TC ₁	_	5.0	_	ppm/°C
	TC ₂	—	-0.65	—	ppm/°C ²

Notes:

1. See Section "11.2.1. VDD Monitor Thresholds and Minimum VDD" on page 108 for minimum V_{DD} requirements.

- VREGMIN is the minimum output of the voltage regulator for its low setting (REG0CN: REG0MD = 0b). See Table 2.6, "Voltage Regulator Electrical Specifications," on page 30.
- 3. This is the average frequency across the operating temperature range.
- 4. See "20.7. Internal Oscillator Suspend Mode" on page 212 for ZTCEN setting in older silicon revisions.
- 5. Use temperature coefficients TC_1 and TC_2 to calculate the new internal oscillator frequency using the following equation:

$$f(T) = f0 x (1 + TC_1 x (T - T0) + TC_2 x (T - T0)^2)$$

where f0 is the internal oscillator frequency at 25 °C and T0 is 25 °C.






Figure 3.5. TSSOP-20 Package Diagram

Symbol	Min	Nom	Мах
A			1.20
A1	0.05		0.15
A2	0.80	1.00	1.05
b	0.19		0.30
С	0.09	—	0.20
D	6.40	6.50	6.60
е		0.65 BSC.	
E		6.40 BSC.	
E1	4.30	4.40	4.50
L	0.45	0.60	0.75
θ1	0°	—	8°
aaa		0.10	
bbb		0.10	
ddd		0.20	
otes:			

Table 3.5. TSSOP-20 Package Diagram Dimensions

1. All dimensions shown are in millimeters (mm).

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MO-153, variation AC.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.






Figure 3.6. TSSOP-20 Landing Diagram

Table 3.6. TSSOP-20 Landing Diagram Dimensions

	Symbol	Min	Max			
	С	5.80	5.90			
	E	0.65 BS	SC.			
	X1	0.35	0.45			
	Y1	1.35	1.45			
Notes	:					
Gene	ral					
2.		own are in millimeters (mm) design is based on the IPC-7				
	between the sold all the way around	e to be non-solder mask defin er mask and the metal pad is d the pad.				
4. 5. 6.	 A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release. The stencil thickness should be 0.125 mm (5 mils). The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads. 					
Card	<u>Assembly</u>					
	The recommende	e-3 solder paste is recommen id card reflow profile is per the for Small Body Components.	e JEDEC/IPC J-STD-			



6. Voltage Regulator (REG0)

C8051F52x/F52xA/F53x/F53xAdevices include an on-chip low dropout voltage regulator (REG0). The input to REG0 at the V_{REGIN} pin can be as high as 5.25 V. The output can be selected by software to 2.1 V or 2.6 V. When enabled, the output of REG0 appears on the V_{DD} pin, powers the microcontroller core, and can be used to power external devices. On reset, REG0 is enabled and can be disabled by software.

The input (V_{REGIN}) and output (V_{DD}) of the voltage regulator should both be bypassed with a large capacitor (4.7 μ F + 0.1 μ F) to ground. These capacitors are required for regulator stability, and will eliminate power spikes and provide any immediate power required by the microcontroller. The settling time associated with the voltage regulator is shown in Table 2.6 on page 30.

Important Note: The bypass capacitors are required for the stability of the voltage regulator.

The voltage regulator can also generate an interrupt (if enabled by EREG0, EIE1.6) that is triggered whenever the V_{REGIN} input voltage drops below the dropout threshold (see Table 2.6 on page 30). This dropout interrupt has no pending flag. The recommended procedure to use the interrupt is as follows:

- 1. Wait enough time to ensure the V_{REGIN} input voltage is stable.
- 2. Enable the dropout interrupt (EREG0, EIE1.6) and select the proper priority (PREG0, EIP1.6).
- 3. If triggered, disable the interrupt in the Interrupt Service Routine (clear EREG0, EIE1.6) and execute all necessary procedures to put the system in "safe mode," leaving the interrupt disabled.
- 4. The main application, now running in safe mode, should regularly check the DROPOUT bit (REG0CN.0). Once it is cleared by the regulator hardware, the application can re-enable the interrupt (EREG0, EIE1.6) and return to normal mode operation.




Figure 6.1. External Capacitors for Voltage Regulator Input/Output



8.3.1. Idle Mode

Setting the Idle Mode Select bit (PCON.0) causes the CIP-51 to halt the CPU and enter Idle mode as soon as the instruction that sets the bit completes execution. All internal registers and memory maintain their original data. All analog and digital peripherals can remain active during Idle mode.

Idle mode is terminated when an enabled interrupt is asserted or a reset occurs. The assertion of an enabled interrupt will cause the Idle Mode Selection bit (PCON.0) to be cleared and the CPU to resume operation. The pending interrupt will be serviced and the next instruction to be executed after the return from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit. If Idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence and begins program execution at address 0x0000.

If enabled, the Watchdog Timer (WDT) will eventually cause an internal watchdog reset and thereby terminate the Idle mode. This feature protects the system from an unintended permanent shutdown in the event of an inadvertent write to the PCON register. If this behavior is not desired, the WDT may be disabled by software prior to entering the Idle mode if the WDT was initially configured to allow this operation. This provides the opportunity for additional power savings, allowing the system to remain in the Idle mode indefinitely, waiting for an external stimulus to wake up the system.

8.3.2. Stop Mode

Setting the Stop Mode Select bit (PCON.1) causes the CIP-51 to enter Stop mode as soon as the instruction that sets the bit completes execution. In Stop mode the internal oscillator, CPU, and all digital peripherals are stopped; the state of the external oscillator circuit is not affected. Each analog peripheral (including the external oscillator circuit) may be shut down individually prior to entering Stop Mode. Stop mode can only be terminated by an internal or external reset. On reset, the CIP-51 performs the normal reset sequence and begins program execution at address 0x0000.

If enabled, the Missing Clock Detector will cause an internal reset and thereby terminate the Stop mode. The Missing Clock Detector should be disabled if the CPU is to be put to in STOP mode for longer than the MCD timeout period of 100 μ s.

8.3.3. Suspend Mode

The C8051F52x/F52xA/F53x/F53xA devices feature a low-power Suspend mode, which stops the internal oscillator until a wakening event occurs. See Section Section "14.1.1. Internal Oscillator Suspend Mode" on page 136 for more information.

Note: When entering Suspend mode, firmware must set the ZTCEN bit in REF0CN (SFR Definition 5.1).



10. Interrupt Handler

The C8051F52x/F52xA/F53x/F53xA family includes an extended interrupt system with two selectable priority levels. The allocation of interrupt sources between on-chip peripherals and external input pins varies according to the specific version of the device. Each interrupt source has one or more associated interruptpending flag(s) located in an SFR. When a peripheral or external source meets a valid interrupt condition, the associated interrupt-pending flag is set to logic 1.

If interrupts are enabled for the source, an interrupt request is generated when the interrupt-pending flag is set. As soon as execution of the current instruction is complete, the CPU generates an LCALL to a predetermined address to begin execution of an interrupt service routine (ISR). Each ISR must end with an RETI instruction, which returns program execution to the next instruction that would have been executed if the interrupt request had not occurred. If interrupts are not enabled, the interrupt-pending flag is ignored by the hardware and program execution continues as normal. (The interrupt-pending flag is set to logic 1 regardless of the interrupt's enable/disable state.)

Each interrupt source can be individually enabled or disabled through the use of an associated interrupt enable bit in the Interrupt Enable and Extended Interrupt Enable SFRs. However, interrupts must first be globally enabled by setting the EA bit (IE.7) to logic 1 before the individual interrupt enables are recognized. Setting the EA bit to logic 0 disables all interrupt sources regardless of the individual interrupt-enable settings. Note that interrupts which occur when the EA bit is set to logic 0 will be held in a pending state, and will not be serviced until the EA bit is set back to logic 1.

Some interrupt-pending flags are automatically cleared by the hardware when the CPU vectors to the ISR. However, most are not cleared by the hardware and must be cleared by software before returning from the ISR. If an interrupt-pending flag remains set after the CPU completes the return-from-interrupt (RETI) instruction, a new interrupt request will be generated immediately and the CPU will re-enter the ISR after the completion of the next instruction.

10.1. MCU Interrupt Sources and Vectors

The C8051F52x/F52xA/F53x/F53xA MCUs support 15 interrupt sources. Software can simulate an interrupt by setting any interrupt-pending flag to logic 1. If interrupts are enabled for the flag, an interrupt request will be generated and the CPU will vector to the ISR address associated with the interrupt-pending flag. MCU interrupt sources, associated vector addresses, priority order, and control bits are summarized in Table 10.1 on page 99. Refer to the data sheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

10.2. Interrupt Priorities

Each interrupt source can be individually programmed to one of two priority levels: low or high. A low priority interrupt service routine can be preempted by a high priority interrupt. A high priority interrupt cannot be preempted. Each interrupt has an associated interrupt priority bit in an SFR (IP or EIP1) used to configure its priority level. Low priority is the default. If two interrupts are recognized simultaneously, the interrupt with the higher priority is serviced first. If both interrupts have the same priority level, a fixed priority order is used to arbitrate, given in Table 10.1.

10.3. Interrupt Latency

Interrupt response time depends on the state of the CPU when the interrupt occurs. Pending interrupts are sampled and priority decoded each system clock cycle. Therefore, the fastest possible response time is 5 system clock cycles: 1 clock cycle to detect the interrupt and 4 clock cycles to complete the LCALL to the ISR. If an interrupt is pending when a RETI is executed, a single instruction is executed before an LCALL is made to service the pending interrupt. Therefore, the maximum response time for an interrupt (when no other interrupt is currently being serviced or the new interrupt is of greater priority) occurs when the CPU is performing an RETI instruction followed by a DIV as the next instruction. In this case, the response time is



18 system clock cycles: 1 clock cycle to detect the interrupt, 5 clock cycles to execute the RETI, 8 clock cycles to complete the DIV instruction, and 4 clock cycles to execute the LCALL to the ISR. If the CPU is executing an ISR for an interrupt with equal or higher priority, the new interrupt will not be serviced until the current ISR completes, including the RETI and following instruction.

Table	10.1.	Interrupt	Summary
-------	-------	-----------	---------

Top 0 1 2 3 4 5 6	None IE0 (TCON.1) TF0 (TCON.5) IE1 (TCON.3) TF1 (TCON.7) RI0 (SCON0.0) TI0 (SCON0.1) TF2H (TMR2CN.7) TF2L (TMR2CN.6) SPIF (SPI0CN.7) WCOL (SPI0CN.6) MODF (SPI0CN.5)	N/A Y Y Y Y Y Y	N/A Y Y Y Y N N	Always Enabled EX0 (IE.0) ET0 (IE.1) EX1 (IE.2) ET1 (IE.3) ES0 (IE.4) ET2 (IE.5) ESPI0 (IE.6)	Always Highest PX0 (IP.0) PT0 (IP.1) PX1 (IP.2) PT1 (IP.3) PS0 (IP.4) PT2 (IP.5)
1 2 3 4 5	TF0 (TCON.5) IE1 (TCON.3) TF1 (TCON.7) RI0 (SCON0.0) TI0 (SCON0.1) TF2H (TMR2CN.7) TF2L (TMR2CN.6) SPIF (SPI0CN.7) WCOL (SPI0CN.6)	Y Y Y Y Y	Y Y Y N	ET0 (IE.1) EX1 (IE.2) ET1 (IE.3) ES0 (IE.4) ET2 (IE.5) ESPI0	PT0 (IP.1) PX1 (IP.2) PT1 (IP.3) PS0 (IP.4) PT2 (IP.5) PSPI0
2 3 4 5	IE1 (TCON.3) TF1 (TCON.7) RI0 (SCON0.0) TI0 (SCON0.1) TF2H (TMR2CN.7) TF2L (TMR2CN.6) SPIF (SPI0CN.7) WCOL (SPI0CN.6)	Y Y Y Y	Y Y N N	EX1 (IE.2) ET1 (IE.3) ES0 (IE.4) ET2 (IE.5) ESPI0	PX1 (IP.2) PT1 (IP.3) PS0 (IP.4) PT2 (IP.5) PSPI0
3 4 5	TF1 (TCON.7) RI0 (SCON0.0) TI0 (SCON0.1) TF2H (TMR2CN.7) TF2L (TMR2CN.6) SPIF (SPI0CN.7) WCOL (SPI0CN.6)	Y Y Y	Y N N	ET1 (IE.3) ES0 (IE.4) ET2 (IE.5) ESPI0	PT1 (IP.3) PS0 (IP.4) PT2 (IP.5) PSPI0
4 5	RI0 (SCON0.0) TI0 (SCON0.1) TF2H (TMR2CN.7) TF2L (TMR2CN.6) SPIF (SPI0CN.7) WCOL (SPI0CN.6)	Y Y	N N	ES0 (IE.4) ET2 (IE.5) ESPI0	PS0 (IP.4) PT2 (IP.5) PSPI0
5	TI0 (SCON0.1) TF2H (TMR2CN.7) TF2L (TMR2CN.6) SPIF (SPI0CN.7) WCOL (SPI0CN.6)	Y	N	ET2 (IE.5) ESPI0	PT2 (IP.5) PSPI0
	TF2L (TMR2CN.6) SPIF (SPI0CN.7) WCOL (SPI0CN.6)			ESPI0	PSPI0
6	WCOL (SPI0CN.6)	Y	Ν		
	RXOVRN (SPI0CN.4)			(IE.6)	(IP.6)
7	ADOWINT (ADC0CN.3)	Y	N	EWADC0 (EIE1.0)	PWADC0 (EIP1.0)
8	AD0INT (ADC0CN.5)	Y	N	EADC0 (EIE1.1)	PADC0 (EIP1.1)
9	CF (PCA0CN.7) CCFn (PCA0CN.n)	Y	Ν	EPCA0 (EIE1.2)	PPCA0 (EIP1.2)
10	CP0FIF (CPT0CN.4)	N	Ν	ECPF (EIE1.3)	PCPF (EIP1.3)
11	CP0RIF (CPT0CN.5)	Ν	Ν	ECPR (EIE1.4)	PCPR (EIP1.4)
12	LININT (LINST.3)	N	N*	ELIN (EIE1.5)	PLIN (EIP1.5)
13	N/A	N/A	N/A	EREG0 (EIE1.6)	PREG0 (EIP1.6)
14	N/A	N/A	N/A	EMAT (EIE1.7)	PMAT (EIP1.7)
	11 12	11 CPORIF (CPT0CN.5) 12 LININT (LINST.3) 13 N/A	11 CPORIF (CPTOCN.5) N 12 LININT (LINST.3) N 13 N/A N/A	11 CPORIF (CPT0CN.5) N N 12 LININT (LINST.3) N N* 13 N/A N/A N/A	Image: 10 km s and 10 km s



SFR Definition 10.3. EIE1: Extended Interrupt Enable 1

EMAT EREGO ELIN ECPR ECPF EPCA0 EADC0 EWADC0 00000000 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 SFR Address: 0xE6 Bit7: EMAT: Enable Port Match Interrupt. This bit sets the masking of the Port Match interrupt. Bit3 Bit2 Bit1 Bit0 SFR Address: 0xE6 Bit7: EMAT: Enable Port Match Interrupt. This bit sets the masking of the Voltage Regulator Dropout interrupt. Disable the Port Match Interrupt. This bit sets the masking of the Voltage Regulator Dropout Interrupt. 0. Disable the Voltage Regulator Dropout Interrupt. 1: Enable the Voltage Regulator Dropout Interrupt. 1: Enable the Voltage Regulator Dropout Interrupt. 0. Disable LIN Interrupt. 1: Enable LIN Interrupt. 1: Enable LIN Interrupt. 1: Enable COP Rising Edge Interrupt. 1: Enable COP Rising Edge Interrupt. 1: Enable COP Rising Edge Interrupt. 1: Enable CPO Rising Edge Interrupt. 1: Enable CPO Falling Edge Interrupt. 1: Enable COP Falling Edge Interrupt. 1: Enable CPO Falling Edge Interrupt. 1: Enable C	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
 SFR Address: 0xE6 Bit7: EMAT: Enable Port Match Interrupt. This bit sets the masking of the Port Match interrupt. Disable the Port Match interrupt. 1: Enable the Port Match interrupt. 1: Enable the Port Match interrupt. This bit sets the masking of the Voltage Regulator Dropout interrupt. Disable the Voltage Regulator Dropout interrupt. 1: Enable the Voltage Regulator Dropout interrupt. Disable the Voltage Regulator Dropout interrupt. 1: Enable the Voltage Regulator Dropout interrupt. 1: Enable the Voltage Regulator Dropout interrupt. Bit5: ELIN: Enable LIN Interrupt. This bit sets the masking of the LIN interrupt. Disable LIN interrupts. 1: Enable LIN interrupts. 1: Enable LIN interrupts. 1: Enable COP Rising Edge Interrupt This bit sets the masking of the CPO Rising Edge interrupt. Disable CPO Rising Edge Interrupt. 1: Enable CPO Falling Edge Interrupt. Bit2: EPCAO: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 2: Disable all PCA0 interrupts. 1: Enable Interrupt requests generated by PCA0. Bit1: EADCC Enable ADC0 Conversion Complete Interrupt. 1: Enable Interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. 1: Enable Interrupt requests generated by the ADOINT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. Disable ADC0 Window Comparison Interrupt.	EMAT	EREG0	ELIN	ECPR	ECPF	EPCA0	EADC0	EWADC0	00000000	
 Bit7: EMAT: Enable Port Match Interrupt. This bit sets the masking of the Port Match interrupt. O Disable the Port Match interrupt. 1: Enable the Port Match interrupt. Bit6: EREGO: Enable Voltage Regulator Interrupt. This bit sets the masking of the Voltage Regulator Dropout interrupt. O: Disable the Voltage Regulator Dropout interrupt. 1: Enable the Voltage Regulator Dropout interrupt. Disable the Voltage Regulator Dropout interrupt. 1: Enable the Voltage Regulator Dropout interrupt. Disable the Voltage Regulator Dropout interrupt. Bit5: ELIN: Enable LIN Interrupt. This bit sets the masking of the LIN interrupt. 0: Disable LIN interrupts. 1: Enable LIN interrupts. 1: Enable COP Rising Edge Interrupt This bit sets the masking of the CPO Rising Edge interrupt. 0: Disable CPO Rising Edge Interrupt. 1: Enable CPO Rising Edge Interrupt. 1: Enable CPO Rising Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt This bit sets the masking of the CPO Falling Edge Interrupt. 1: Enable CPO Falling Edge Interrupt. Bit4: ECPR: Enable Comparator 0 Falling Edge Interrupt. 1: Enable CPO Falling Edge Interrupt. Bit5: ECPF: Enable Comparator 0 Falling Edge Interrupt. 1: Enable CPO Falling Edge Interrupt. Bit6: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison Interrupt	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	•	
 This bit sets the masking of the Port Match interrupt. 0: Disable the Port Match interrupt. 1: Enable the Port Match interrupt. 1: Enable the Port Match interrupt. Bit6: EREG0: Enable Voltage Regulator Interrupt. This bit sets the masking of the Voltage Regulator Dropout interrupt. 0: Disable the Voltage Regulator Dropout interrupt. 1: Enable the Voltage Regulator Dropout interrupt. 1: Enable LIN Interrupt. This bit sets the masking of the LIN interrupt. 0: Disable LIN Interrupt. This bit sets the masking of the LIN interrupt. 0: Disable LIN interrupts. 1: Enable LIN interrupt requests. Bit4: ECPR: Enable Comparator 0 Rising Edge Interrupt This bit sets the masking of the CPO Rising Edge interrupt. 0: Disable CPO Rising Edge Interrupt. 1: Enable CPO Rising Edge Interrupt. 1: Enable CPO Rising Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt. 0: Disable CPO Ralling Edge Interrupt. Bit4: ECPR: Enable Comparator 0 Falling Edge Interrupt. 0: Disable CPO Falling Edge Interrupt. 1: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable ADCO Conversion Complete Interrupt. 1: Enable ADCO Window Comparison Interrupt. 1: Enable ADCO Window Comparison Interrupt. 1: Disable ADCO Window Comp		SFR Address: 0xE6								
 This bit sets the masking of the Port Match interrupt. 0: Disable the Port Match interrupt. 1: Enable the Port Match interrupt. 1: Enable the Port Match interrupt. Bit6: EREG0: Enable Voltage Regulator Interrupt. This bit sets the masking of the Voltage Regulator Dropout interrupt. 0: Disable the Voltage Regulator Dropout interrupt. 1: Enable the Voltage Regulator Dropout interrupt. 1: Enable LIN Interrupt. This bit sets the masking of the LIN interrupt. 0: Disable LIN Interrupt. This bit sets the masking of the LIN interrupt. 0: Disable LIN interrupts. 1: Enable LIN interrupt requests. Bit4: ECPR: Enable Comparator 0 Rising Edge Interrupt This bit sets the masking of the CPO Rising Edge interrupt. 0: Disable CPO Rising Edge Interrupt. 1: Enable CPO Rising Edge Interrupt. 1: Enable CPO Rising Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt. 0: Disable CPO Ralling Edge Interrupt. Bit4: ECPR: Enable Comparator 0 Falling Edge Interrupt. 0: Disable CPO Falling Edge Interrupt. 1: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable ADCO Conversion Complete Interrupt. 1: Enable ADCO Window Comparison Interrupt. 1: Enable ADCO Window Comparison Interrupt. 1: Disable ADCO Window Comp										
 0: Disable the Port Match interrupt. 1: Enable the Port Match interrupt. Bit6: EREG0: Enable Voltage Regulator Interrupt. This bit sets the masking of the Voltage Regulator Dropout interrupt. 0: Disable the Voltage Regulator Dropout interrupt. 1: Enable the Voltage Regulator Dropout interrupt. 1: Enable the Voltage Regulator Dropout interrupt. Bit5: ELIN: Enable LIN Interrupt. This bit sets the masking of the LIN interrupt. 0: Disable LIN interrupt requests. Bit4: ECPR: Enable Comparator 0 Rising Edge Interrupt This bit sets the masking of the CP0 Rising Edge interrupt. 0: Disable CP0 Rising Edge Interrupt. 1: Enable CP0 Rising Edge Interrupt. 1: Enable CP0 Rising Edge Interrupt. 1: Enable CP0 Rising Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable ADC0 Conversion Complete Interrupt. 1: Enable ADC0 Window Comparison Interrupt. 1: Bit sets the masking of the ADC0 Window Comparison Interrupt. 1: Disable ADC0 Window Comparison Interrupt.<th>Bit7:</th><th colspan="9"></th>	Bit7:									
 1: Enable the Port Match interrupt. Bit6: EREG0: Enable Voltage Regulator Interrupt. This bit sets the masking of the Voltage Regulator Dropout interrupt. 0: Disable the Voltage Regulator Dropout interrupt. 1: Enable the Voltage Regulator Dropout interrupt. Bit5: ELIN: Enable LIN Interrupt. This bit sets the masking of the LIN interrupt. 0: Disable LIN interrupts. Bit4: ECPR: Enable Comparator 0 Rising Edge Interrupt This bit sets the masking of the CP0 Rising Edge interrupt. 0: Disable CP0 Rising Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. 1: Enable PCA0 interrupts. 0: Disable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. 1: Sisable ADC0 Window Comparison Interrupt. 1: Sisable ADC0 Window Comparison Interrupt. 1: Sisable ADC0 Window Comparison Interrupt. 1: Disable ADC0 Window Comparison Interrupt. 										
 Bit6: EREG0: Enable Voltage Regulator Interrupt. This bit sets the masking of the Voltage Regulator Dropout interrupt. 0: Disable the Voltage Regulator Dropout interrupt. 1: Enable the Voltage Regulator Dropout interrupt. 1: Enable LIN Interrupt. This bit sets the masking of the LIN interrupt. 0: Disable LIN interrupt. This bit sets the masking of the LIN interrupt 0: Disable LIN interrupt requests. Bit4: ECPR: Enable Comparator 0 Rising Edge Interrupt This bit sets the masking of the CP0 Rising Edge interrupt. 0: Disable CP0 Rising Edge Interrupt. 1: Enable CP0 Rising Edge Interrupt. 1: Enable CP0 Rising Edge Interrupt. 1: Enable CP0 Rising Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt. Di Disable CP0 Falling Edge Interrupt. Bit4: ECPR: Enable Comparator 0 Falling Edge Interrupt. Bit5: ECPF: Enable Comparator 0 Falling Edge Interrupt. Bit6: ECPF: Enable Comparator 0 Falling Edge Interrupt. Bit6: ECPC Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete Interrupt. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 										
 This bit sets the masking of the Voltage Regulator Dropout interrupt. 0: Disable the Voltage Regulator Dropout interrupt. 1: Enable the Voltage Regulator Dropout interrupt. Bit5: ELIN: Enable LIN Interrupt. This bit sets the masking of the LIN interrupt. 0: Disable LIN interrupts. 1: Enable LIN interrupt requests. Bit4: ECPR: Enable Comparator 0 Rising Edge Interrupt This bit sets the masking of the CP0 Rising Edge Interrupt. 0: Disable CP0 Rising Edge Interrupt. 1: Enable CP0 Rising Edge Interrupt. 0: Disable CP0 Rising Edge Interrupt. 1: Enable COMparator 0 Falling Edge Interrupt. 0: Disable CP0 Rising Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt. 0: Disable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. 0: Disable CP0 Falling Edge Interrupt. 1: Enable Interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. 1: Enable Interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. 1: Enable Interrupt requests generated by the ADOINT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. 1: Enable ADC0 Window Comparison Interrupt. 1: Disable ADC0 Window Comparison Interrupt. 1: Disable ADC0 Window Comparison Interrupt. 1: Disable ADC0 Window Comparison Interrupt. 										
 0: Disable the Voltage Regulator Dropout interrupt. 1: Enable the Voltage Regulator Dropout interrupt. Bit5: ELIN: Enable LIN Interrupt. This bit sets the masking of the LIN interrupt. 0: Disable LIN interrupts. 1: Enable LIN interrupts. 1: Enable Comparator 0 Rising Edge Interrupt This bit sets the masking of the CP0 Rising Edge interrupt. 0: Disable CP0 Rising Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. 3: ECPF: Enable Comparator 0 Falling Edge Interrupt. 0: Disable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. 3: Enable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. 3: Enable CP0 Falling Edge Interrupt. 3: Enable CP0 Falling Edge Interrupt. 3: Enable CP0 Falling Edge Interrupt. 4: Enable Programmable Counter Array (PCA0) Interrupt. 5: Disable all PCA0 interrupts. 3: Enable Interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. 3: Disable ADC0 Conversion Complete Interrupt. 4: Enable ADC0 Conversion Complete Interrupt. 4: Enable ADC0 Conversion Complete Interrupt. 4: Enable ADC0 Conversion Complete Interrupt. 5: Enable ADC0 Conversion Complete Interrupt. 5: Enable ADC0 Enable ADC0 Window Comparison Interrupt. 5: Disable ADC0 Window Comparison Interrupt. 	Bit6:									
 1: Enable the Voltage Regulator Dropout interrupt. Bit5: ELIN: Enable LIN Interrupt. This bit sets the masking of the LIN interrupt. 0: Disable LIN interrupts. 1: Enable LIN interrupts. 1: Enable LIN interrupts. Bit4: ECPR: Enable Comparator 0 Rising Edge Interrupt This bit sets the masking of the CP0 Rising Edge interrupt. 0: Disable CP0 Rising Edge Interrupt. 1: Enable CP0 Rising Edge Interrupt. 1: Enable CP0 Rising Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt This bit sets the masking of the CP0 Falling Edge interrupt. 0: Disable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison Interrupt. 				•	• •	•	t interrupt.			
 Bit5: ELIN: Enable LIN Interrupt. This bit sets the masking of the LIN interrupt. 0: Disable LIN interrupts. 1: Enable LIN interrupt requests. Bit4: ECPR: Enable Comparator 0 Rising Edge Interrupt This bit sets the masking of the CP0 Rising Edge interrupt. 0: Disable CP0 Rising Edge Interrupt. 1: Enable COP Rising Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt This bit sets the masking of the CP0 Falling Edge interrupt. 0: Disable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. 0: Disable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 			•	•	•	•				
 This bit sets the masking of the LIN interrupt. 0: Disable LIN interrupts. 1: Enable LIN interrupt requests. Bit4: ECPR: Enable Comparator 0 Rising Edge Interrupt This bit sets the masking of the CP0 Rising Edge interrupt. 0: Disable CP0 Rising Edge Interrupt. 1: Enable Comparator 0 Falling Edge Interrupt Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt. 0: Disable CP0 Falling Edge Interrupt. Bit4: ECPR: Enable Comparator 0 Falling Edge Interrupt. 0: Disable CP0 Falling Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt. 0: Disable CP0 Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison Interrupt. 			•	•	opout interr	upt.				
 0: Disable LIN interrupts. 1: Enable LIN interrupt requests. Bit4: ECPR: Enable Comparator 0 Rising Edge Interrupt This bit sets the masking of the CP0 Rising Edge interrupt. 0: Disable CP0 Rising Edge Interrupt. 1: Enable CP0 Rising Edge Interrupt. 1: Enable CP0 Rising Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt This bit sets the masking of the CP0 Falling Edge interrupt. 0: Disable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 conversion Complete interrupt. 0: Disable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison Interrupt. 0: Disable ADC0 Window Comparison interrupt. 	Bit5:									
 1: Enable LIN interrupt requests. Bit4: ECPR: Enable Comparator 0 Rising Edge Interrupt This bit sets the masking of the CP0 Rising Edge interrupt. 0: Disable CP0 Rising Edge Interrupt. 1: Enable CP0 Rising Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt This bit sets the masking of the CP0 Falling Edge interrupt. 0: Disable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by the ADOINT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 					I interrupt.					
 Bit4: ECPR: Enable Comparator 0 Rising Edge Interrupt This bit sets the masking of the CP0 Rising Edge interrupt. 0: Disable CP0 Rising Edge Interrupt. 1: Enable CP0 Rising Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt This bit sets the masking of the CP0 Falling Edge interrupt. 0: Disable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. 0: Disable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. 0: Disable ADC0 Window Comparison Interrupt. 0: Disable ADC0 Window Comparison Interrupt. 0: Disable ADC0 Window Comparison Interrupt. 										
 This bit sets the masking of the CPO Rising Edge interrupt. 0: Disable CPO Rising Edge Interrupt. 1: Enable CPO Rising Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt This bit sets the masking of the CPO Falling Edge interrupt. 0: Disable CPO Falling Edge Interrupt. 1: Enable CPO Falling Edge Interrupt. 1: Enable CPO Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 	D:44			•	a Edao Into	*****				
 0: Disable CP0 Rising Edge Interrupt. 1: Enable CP0 Rising Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt This bit sets the masking of the CP0 Falling Edge interrupt. 0: Disable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete Interrupt. 0: Disable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 	DIT4.									
 1: Enable CP0 Rising Edge Interrupt. Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt This bit sets the masking of the CP0 Falling Edge interrupt. 0: Disable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 				•	•	ge menup				
 Bit3: ECPF: Enable Comparator 0 Falling Edge Interrupt This bit sets the masking of the CP0 Falling Edge interrupt. 0: Disable CP0 Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 			•	•	•					
 This bit sets the masking of the CP0 Falling Edge interrupt. 0: Disable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. 0: Disable ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 	Bit3		•	•		rrupt				
 0: Disable CP0 Falling Edge Interrupt. 1: Enable CP0 Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete Interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. 0: Disable ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 	Bito.				0 0		t			
 1: Enable CP0 Falling Edge Interrupt. Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 						igo intorrap				
 Bit2: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 										
 This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 	Bit2:					(PCA0) Inte	errupt.			
 0: Disable all PCA0 interrupts. Enable interrupt requests generated by PCA0. Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 										
 Bit1: EADC0: Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 				•	•					
 This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 		1: Enable int	errupt requ	ests genera	ated by PCA	.0.				
 0: Disable ADC0 Conversion Complete interrupt. 1: Enable interrupt requests generated by the AD0INT flag. Bit0: EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 	Bit1:	EADCO: Ena	able ADC0	Conversion	Complete I	nterrupt.				
1: Enable interrupt requests generated by the AD0INT flag.Bit0:EWADC0: Enable ADC0 Window Comparison Interrupt. This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt.		This bit sets	the maskin	g of the AD	C0 Convers	sion Comple	ete interrup	t.		
Bit0:EWADC0: Enable ADC0 Window Comparison Interrupt.This bit sets the masking of the ADC0 Window Comparison interrupt.0: Disable ADC0 Window Comparison interrupt.		0: Disable A	DC0 Conve	rsion Comp	olete interru	pt.				
This bit sets the masking of the ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt.							j .			
0: Disable ADC0 Window Comparison interrupt.	Bit0:									
							on interrupt			
1: Enable interrupt requests generated by the AD0WINT flag.										
		1: Enable int	errupt requ	ests genera	ated by the	AD0WINT f	lag.			



SFR Definition 13.2. XBR1: Port I/O Crossbar Register 1

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
WEAKP	UD XBARE	T1E	T0E	ECIE	Reserved	PC	A0ME	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address	: 0xE2
Bit7:	WEAKPUD:							
		•	• •	or Ports wh	nose I/O are c	configured	d as analog i	nput).
D 140	1: Weak Pul	•						
Bit6:	XBARE: Cro		ole.					
	0: Crossbar							
D:45.	1: Crossbar							
Bit5:	T1E : T1 Ena		t nin					
	0: T1 unava 1: T1 routed		•					
Bit4:	TOE : TO Ena							
DIL4.	0: T0 unavai		t nin					
	1: T0 routed							
Bit3:	ECIE: PCAC			it Enable				
	0: ECI unava							
	1: ECI route							
Bit2:	Reserved.	•						
Bits1-0:	PCA0ME: P	CA Module	I/O Enable	Bits.				
	00: All PCA	I/O unavaila	ble at Port	pins.				
	01: CEX0 ro	uted to Port	pin.					
	10: CEX0, C	EX1 routed	to Port pin	s.				
	11: CEX0, C	EX1, CEX2	routed to F	Port pins.				

13.3. General Purpose Port I/O

Port pins that remain unassigned by the Crossbar and are not used by analog peripherals can be used for general purpose I/O. Ports P0–P1 are accessed through corresponding special function registers (SFRs) that are both byte addressable and bit addressable. When writing to a Port, the value written to the SFR is latched to maintain the output data value at each pin. When reading, the logic levels of the Port's input pins are returned regardless of the XBRn settings (i.e., even when the pin is assigned to another signal by the Crossbar, the Port register can always read its corresponding Port I/O pin). The exception to this is the execution of the read-modify-write instructions that target a Port Latch register as the destination. The read-modify-write instructions when operating on a Port SFR are the following: ANL, ORL, XRL, JBC, CPL, INC, DEC, DJNZ and MOV, CLR or SETB, when the destination is an individual bit in a Port SFR. For these instructions, the value of the latch register (not the pin) is read, modified, and written back to the SFR.




In addition to performing general purpose I/O, P0 and P1 can generate a port match event if the logic levels of the Port's input pins match a software controlled value. A port match event is generated if (P0 & P0MASK) does not equal (P0MATCH & P0MASK) or if (P1 & P1MASK) does not equal (P1MATCH & P1MASK). This allows Software to be notified if a certain change or pattern occurs on P0 or P1 input pins regardless of the XBRn settings. A port match event can cause an interrupt if EMAT (EIE2.1) is set to 1 or cause the internal oscillator to awaken from SUSPEND mode. See Section "14.1.1. Internal Oscillator Suspend Mode" on page 136 for more information.

SFR Definition 13.3. P0: Port0

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address:	0x80
Bits7–0:	P0.[7:0] Write - Outpu 0: Logic Low 1: Logic High Read - Alwa pin when con 0: P0.n pin is 1: P0.n pin is	y Output. h Output (hi ys reads 0 nfigured as s logic low.	gh impedar if selected a digital input	nce if corres as analog in	ponding PC)MDOUT.n	,	ads Port

SFR Definition 13.4. P0MDIN: Port0 Input Mode





15. UART0

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates (details in Section "15.1. Enhanced Baud Rate Generation" on page 145). Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte. (Please refer to Section "20. Device Specific Behavior" on page 210 for more information on the pins associated with the UART interface.)

UART0 has two associated SFRs: Serial Control Register 0 (SCON0) and Serial Data Buffer 0 (SBUF0). The single SBUF0 location provides access to both transmit and receive registers. Writes to SBUF0 always access the Transmit register. Reads of SBUF0 always access the buffered Receive register; it is not possible to read data from the Transmit register.

With UART0 interrupts enabled, an interrupt is generated each time a transmit is completed (TI0 is set in SCON0), or a data byte has been received (RI0 is set in SCON0). The UART0 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine. They must be cleared manually by software, allowing software to determine the cause of the UART0 interrupt (transmit complete or receive complete).





Figure 15.1. UART0 Block Diagram



16.5. Serial Clock Timing

Four combinations of serial clock phase and polarity can be selected using the clock control bits in the SPI0 Configuration Register (SPI0CFG). The CKPHA bit (SPI0CFG.5) selects one of two clock phases (edge used to latch the data). The CKPOL bit (SPI0CFG.4) selects between a rising edge or a falling edge. Both master and slave devices must be configured to use the same clock phase and polarity. SPI0 should be disabled (by clearing the SPIEN bit, SPI0CN.0) when changing the clock phase or polarity. The clock and data line relationships are shown in Figure 16.5.

The SPI0 Clock Rate Register (SPI0CKR) as shown in SFR Definition 16.3 controls the master mode serial clock frequency. This register is ignored when operating in slave mode. When the SPI is configured as a master, the maximum data transfer rate (bits/sec) is one-half the system clock frequency or 12.5 MHz, whichever is slower. When the SPI is configured as a slave, the maximum data transfer rate (bits/sec) for full-duplex operation is 1/10 the system clock frequency, provided that the master issues SCK, NSS (in 4-wire slave mode), and the serial input data synchronously with the slave's system clock. If the master issues SCK, NSS, and the serial input data asynchronously, the maximum data transfer rate (bits/sec) must be less than 1/10 the system clock frequency. In the special case where the master only wants to transmit data to the slave and does not need to receive data from the slave (i.e. half-duplex operation), the SPI slave can receive data at a maximum data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data synchronously with the slave's system clock frequency.





16.6. SPI Special Function Registers


SPI0 is accessed and controlled through four special function registers in the system controller: SPI0CN Control Register, SPI0DAT Data Register, SPI0CFG Configuration Register, and SPI0CKR Clock Rate Register. The four special function registers related to the operation of the SPI0 Bus are described in the following figures.




R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
GATE1	C/T1	T1M1	T1M0	GATE0	C/T0	T0M1	T0M0	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0 SFR Address:	0x89
Bit7:		imer 1 Gate		_				
	1: Timer 1	enabled or	then TR1 = 1 i	= 1 AND INT	0 is active	as defined		•
Bit6:		nter/Timer	finition 10.5. 1 Select	TIUICE. IN		Jillgulation	i on page to	5).
			mer 1 increme	ented by cloo	k defined b	by T1M bit	(CKCON.4).	
		Function:	Timer 1 increi	mented by h	igh-to-low t	ransitions	on external in	put pin
	(T1).							
3ltS5–4:			1 Mode Select Timer 1 opera					
	THESE DIG			allon mode.				
	T1M1	T1M0		Mode	•			
	0	0	Mode 0: 13-bi	t counter/tin	ner			
	0	1	Mode 1: 16-bi	t counter/tin	ner			
		_	Mode 2: 8-bit counter/timer with auto-reload					
	1	0	Mode 2: 8-bit	counter/time	er with auto	-reload		
	1		Mode 2: 8-bit Mode 3: Time		er with auto	-reload		
ZitZ:	1	1	Mode 3: Time		er with auto	-reload		
Bit3:	1 GATE0: T	1 imer 0 Gate	Mode 3: Time e Control.	r 1 inactive				
Bit3:	1 GATE0: T 0: Timer 0	1 imer 0 Gate enabled w	Mode 3: Time	r 1 inactive	of INT0 log	ic level.	by bit IN0PL	in register
	1 GATE0: T 0: Timer 0 1: Timer 0 IT01CF (s	1 imer 0 Gate enabled w enabled or ee SFR De	Mode 3: Time e Control. hen TR0 = 1 i hly when TR0 finition 10.5.	r 1 inactive rrespective = 1 AND IN	of INT0 log 10 is active	ic level. as defined		
	1 GATE0: T 0: Timer 0 1: Timer 0 IT01CF (s C/T0: Cou	1 imer 0 Gate enabled w enabled or ee SFR De nter/Timer	Mode 3: Time e Control. then TR0 = 1 i hly when TR0 finition 10.5. Select.	r 1 inactive rrespective = 1 AND IN "IT01CF: IN	of INTO log 0 is active T0/INT1 Co	ic level. as defined onfiguratior	n" on page 10	
	GATE0 : T 0: Timer 0 1: Timer 0 IT01CF (s C/T0 : Cou 0: Timer F	1 imer 0 Gate enabled w enabled or ee SFR De nter/Timer unction: Tin	Mode 3: Time e Control. then TR0 = 1 i hly when TR0 finition 10.5. Select. mer 0 increme	r 1 inactive rrespective = 1 AND INT "IT01CF: IN ented by cloo	of INTO log 0 is active T0/INT1 Co k defined b	ic level. as defined onfiguration by TOM bit	" on page 10 (CKCON.3).	5).
Bit3: Bit2:	1 GATE0: T 0: Timer 0 1: Timer 0 IT01CF (s C/T0: Cou 0: Timer F 1: Counter	1 imer 0 Gate enabled w enabled or ee SFR De nter/Timer unction: Tin	Mode 3: Time e Control. then TR0 = 1 i hly when TR0 finition 10.5. Select.	r 1 inactive rrespective = 1 AND INT "IT01CF: IN ented by cloo	of INTO log 0 is active T0/INT1 Co k defined b	ic level. as defined onfiguration by TOM bit	" on page 10 (CKCON.3).	5).
Bit2:	1 GATE0: Ti 0: Timer 0 1: Timer 0 IT01CF (s C/T0: Cou 0: Timer F 1: Counter (T0).	1 enabled w enabled or ee SFR De nter/Timer unction: Tiu r Function:	Mode 3: Time e Control. then TR0 = 1 i hly when TR0 finition 10.5. Select. mer 0 increme	r 1 inactive rrespective = 1 AND INT "IT01CF: IN ented by cloo mented by h	of INTO log 0 is active T0/INT1 Co k defined b	ic level. as defined onfiguration by TOM bit	" on page 10 (CKCON.3).	5).
Bit2:	1 GATE0: T 0: Timer 0 1: Timer 0 IT01CF (s C/T0: Cou 0: Timer F 1: Counter (T0). T0M1–T0I	1 imer 0 Gate enabled w enabled or ee SFR De nter/Timer unction: Tin r Function:	Mode 3: Time e Control. then TR0 = 1 i hly when TR0 finition 10.5. Select. mer 0 increme Timer 0 increme	r 1 inactive rrespective = 1 AND INT "IT01CF: IN ented by cloo mented by h	of INTO log 0 is active T0/INT1 Co k defined b	ic level. as defined onfiguration by TOM bit	" on page 10 (CKCON.3).	5).
Bit2:	1 GATE0: T 0: Timer 0 1: Timer 0 IT01CF (s C/T0: Cou 0: Timer F 1: Counter (T0). T0M1–T0I	1 imer 0 Gate enabled w enabled or ee SFR De nter/Timer unction: Tim r Function: M0 : Timer (Mode 3: Time e Control. then TR0 = 1 i hly when TR0 ofinition 10.5. Select. mer 0 increme Timer 0 increme	r 1 inactive rrespective = 1 AND INT "IT01CF: IN ented by cloo mented by h	of INTO log 0 is active T0/INT1 Co k defined b igh-to-low t	ic level. as defined onfiguration by TOM bit	" on page 10 (CKCON.3).	5).
Bit2:	1 GATE0: T 0: Timer 0 1: Timer 0 IT01CF (s C/T0: Cou 0: Timer F 1: Counter (T0). T0M1–T0I These bits	1 imer 0 Gate enabled or ee SFR De nter/Timer function: Tin r Function: M0 : Timer (select the T0M0	Mode 3: Time e Control. then TR0 = 1 i hly when TR0 ofinition 10.5. Select. mer 0 increme Timer 0 increme	r 1 inactive rrespective = 1 AND INT "IT01CF: IN ented by cloo mented by h ation mode. Mode	of INTO log 0 is active T0/INT1 Co k defined k igh-to-low t	ic level. as defined onfiguration by TOM bit	" on page 10 (CKCON.3).	5).
Bit2:	1 GATE0: T 0: Timer 0 1: Timer 0 IT01CF (s C/T0: Cou 0: Timer F 1: Counter (T0). T0M1–T0I These bits	1 imer 0 Gate enabled w enabled or ee SFR De nter/Timer unction: Tim r Function: M0 : Timer (select the T0M0 0	Mode 3: Time e Control. then TR0 = 1 in hly when TR0 efinition 10.5. Select. mer 0 increme Timer 0 increme D Mode Select Timer 0 opera	r 1 inactive rrespective = 1 AND INT "IT01CF: IN ented by cloo mented by h ation mode. Mode it counter/tin	of INTO log To is active TO/INT1 Co k defined b igh-to-low t e ner	ic level. as defined onfiguration by TOM bit	" on page 10 (CKCON.3).	5).
Bit2:	1 GATE0: T 0: Timer 0 1: Timer 0 IT01CF (s C/T0: Cou 0: Timer F 1: Counter (T0). T0M1-T0I These bits 0	1 imer 0 Gate enabled or ee SFR De nter/Timer function: Tin r Function: M0 : Timer (select the T0M0 0 1	Mode 3: Time e Control. then TR0 = 1 i hly when TR0 finition 10.5. Select. mer 0 increme Timer 0 increme D Mode Select Timer 0 opera	r 1 inactive rrespective = 1 AND INT "IT01CF: IN ented by cloo mented by h ation mode. Mode it counter/tin it counter/tin	of INTO log TO is active TO/INT1 Co ok defined b igh-to-low to her	ic level. as defined onfiguration by TOM bit transitions of	" on page 10 (CKCON.3).	5).




SFR Definition 18.4. TL0: Timer 0 Low Byte




SFR Definition 18.5. TL1: Timer 1 Low Byte




SFR Definition 18.6. TH0: Timer 0 High Byte




SFR Definition 18.7. TH1: Timer 1 High Byte









SFR Definition 18.10. TMR2RLH: Timer 2 Reload Register High Byte



SFR Definition 18.11. TMR2L: Timer 2 Low Byte



SFR Definition 18.12. TMR2H Timer 2 High Byte





19.3.2. Watchdog Timer Usage

To configure the WDT, perform the following tasks:

- Disable the WDT by writing a 0 to the WDTE bit.
- Select the desired PCA clock source (with the CPS2-CPS0 bits).
- Load PCA0CPL2 with the desired WDT update offset value.
- Configure the PCA Idle mode (set CIDL if the WDT should be suspended while the CPU is in Idle mode).
- Enable the WDT by setting the WDTE bit to 1.

The PCA clock source and Idle mode select cannot be changed while the WDT is enabled. The watchdog timer is enabled by setting the WDTE or WDLCK bits in the PCA0MD register. When WDLCK is set, the WDT cannot be disabled until the next system reset. If WDLCK is not set, the WDT is disabled by clearing the WDTE bit.

The WDT is enabled following any reset. The PCA0 counter clock defaults to the system clock divided by 12, PCA0L defaults to 0x00, and PCA0CPL2 defaults to 0x00. Using Equation 19.4, this results in a WDT timeout interval of 3072 system clock cycles. Table 19.3 lists some example timeout intervals for typical system clocks.

System Clock (Hz)	PCA0CPL2	Timeout Interval (ms)
24,500,000	255	32.1
24,500,000	128	16.2
24,500,000	32	4.1
18,432,000	255	42.7
18,432,000	128	21.5
18,432,000	32	5.5
11,059,200	255	71.1
11,059,200	128	35.8
11,059,200	32	9.2
3,062,500	255	257
3,062,500	128	129.5
3,062,500	32	33.1
191,406 ²	255	4109
191,406 ²	128	2070
191,406 ²	32	530
32,000	255	24576
32,000	128	12384
32,000	32	3168
Notes: 1. Assumes SYSCLK / value of 0x00 at the		k source, and a PCA0L

Table 19.3. Watchdog Timer Timeout Intervals¹

2. Internal oscillator reset frequency.



19.4. Register Descriptions for PCA

Following are detailed descriptions of the special function registers related to the operation of the PCA.

SFR Definition 19.1. PCA0CN: PCA Control

544	DAM	DAV	5444	544	5 4 4	544		D (1)(1)
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CF	CR	Reserved	Reserved	Reserved	CCF2	CCF1	CCF0	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address: 0xD8	
Bit7:	CF: PCA Co	ounter/Timer	Overflow F	lag.				
	Set by hardware when the PCA Counter/Timer overflows from 0xFFFF to 0x0000. When the							
	Counter/Timer Overflow (CF) interrupt is enabled, setting this bit causes the CPU to vector							
	to the PCA interrupt service routine. This bit is not automatically cleared by hardware and							
	must be cleared by software.							
Bit6:	CR: PCA Counter/Timer Run Control.							
	This bit enables/disables the PCA Counter/Timer.							
	0: PCA Counter/Timer disabled.							
D:4+5 0.	1: PCA Counter/Timer enabled.							
Bits5–3: Bit2:	Reserved.							
DILZ.	CCF2 : PCA Module 2 Capture/Compare Flag. This bit is set by hardware when a match or capture occurs. When the CCF2 interrupt is							
	enabled, setting this bit causes the CPU to vector to the PCA interrupt service routine. This							
	bit is not automatically cleared by hardware and must be cleared by software.							
Bit1:	CCF1 : PCA Module 1 Capture/Compare Flag.							
	This bit is set by hardware when a match or capture occurs. When the CCF1 interrupt is							
	enabled, setting this bit causes the CPU to vector to the PCA interrupt service routine. This							
	bit is not automatically cleared by hardware and must be cleared by software.							
Bit0:	CCF0: PCA Module 0 Capture/Compare Flag.							
	This bit is set by hardware when a match or capture occurs. When the CCF0 interrupt is							
	enabled, setting this bit causes the CPU to vector to the PCA interrupt service routine. This							
	bit is not automatically cleared by hardware and must be cleared by software.							



DOCUMENT CHANGE LIST

Revision 0.3 to 0.4

- Updated all specification tables.
- Added 'F52xA and 'F53xA information.
- Updated the Selectable Gain section in the ADC section.
- Updated the External Crystal Example in the Oscillators section.
- Updated the LIN section.

Revision 0.4 to 0.5

- Updated all specification tables.
- Updated Figures 1.1, 1.2, 1.3, and 1.4.
- Updated Section 4 pinout diagrams and tables.

Revision 0.5 to 1.0

- Updated all specification tables and moved them to one section.
- Added Figure 3.1 and Figure 3.2.
- Updated Section 4 pinout diagrams and tables.
- Updated Figure 5.6.
- Added Figure 15.3.
- Updated equations in Section 17.
- Updated Figure 21.3.

Revision 1.0 to 1.1

- Updated Table 2.3, "ADC0 Electrical Characteristics," on page 28 with new Burst Mode Oscillator specification, new Power Supply Current maximum, and made corrections to Temperature Sensor Offset and Offset Error conditions.
- Updated Table 2.9, "Flash Electrical Characteristics," on page 33 with new Flash Write and Erase timing.
- Made correction in Equivalent Gain table in Section "4.4. Selectable Gain" on page 60.
- Updated Section "11.2. Power-Fail Reset / VDD Monitors (VDDMON0 and VDDMON1)" on page 108 regarding higher V_{DD} monitor threshold.

Revision 1.1 to 1.2

- Updated "Ordering Information" on page 14 and Table 1.1, "Product Selection Guide (Recommended for New Designs)," on page 14 to include -A (Automotive) devices and automotive qualification information.
- Updated Table 2.3, "ADC0 Electrical Characteristics," on page 28 to include Temperature Sensor tracking time requirement and update INL maximum specification.
- Updated Figure 3.2. 'DFN-10 Package Diagram' on page 38 with new Pin-1 detail drawing.
- Updated Table 8.1, "CIP-51 Instruction Set Summary," on page 83 with correct CJNE and CPL timing.
- Updated "Power-Fail Reset / VDD Monitors (VDDMON0 and VDDMON1)" on page 108 to clarify the recommendations for the VDD monitor.

Note: All items from the C8051F52xA-F53xA Errata dated August 26, 2009 are incorporated into this data sheet.

