

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Obsolete
Core Processor	80C51
Core Size	8-Bit
Speed	40/20MHz
Connectivity	UART/USART
Peripherals	POR, WDT
Number of I/O	32
Program Memory Size	32KB (32K x 8)
Program Memory Type	OTP
EEPROM Size	·
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIL
Purchase URL	https://www.e-xfl.com/product-detail/atmel/at87c58x2-3csum

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



The TS80C54/58X2 has 2 software-selectable modes of reduced activity for further reduction in power consumption. In the idle mode the CPU is frozen while the timers, the serial port and the interrupt system are still operating. In the power-down mode the RAM is saved and all other functions are inoperative.

PDIL40 PLCC44 PQFP44 F1 VQFP44 1.4	ROM (bytes)	EPROM (bytes)
TS80C54X2	16k	0
TS80C58X2	32k	0
TS87C54X2	0	16k
TS87C58X2	0	32k

# 2. Block Diagram






Table 4-1.	All SFRs with their address and their reset value

	Bit address- able	Non Bit addressable							
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	
F8h									FFh
F0h	B 0000 0000								F7h
E8h									EFh
E0h	ACC 0000 0000								E7h
D8h									DFh
D0h	PSW 0000 0000								D7h
C8h	T2CON 0000 0000	T2MOD XXXX XX00	RCAP2L 0000 0000	RCAP2H 0000 0000	TL2 0000 0000	TH2 0000 0000			CFh
C0h									C7h
B8h	IP XX00 0000	SADEN 0000 0000							BFh
B0h	P3 1111 1111							IPH XX00 0000	B7h
A8h	IE 0X00 0000	SADDR 0000 0000							AFh
A0h	P2 1111 1111		AUXR1 XXXX 0XX0				WDTRST XXXX XXXX	WDTPRG XXXX X000	A7h
98h	SCON 0000 0000	SBUF XXXX XXXX							9Fh
90h	P1 1111 1111								97h
88h	TCON 0000 0000	TMOD 0000 0000	TL0 0000 0000	TL1 0000 0000	TH0 0000 0000	TH1 0000 0000	AUXR XXXX XXX0	CKCON XXXX XXX0	8Fh
80h	P0 1111 1111	SP 0000 0111	DPL 0000 0000	DPH 0000 0000				PCON 00X1 0000	87h
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	1

reserved



# Table 5-1. Pin Description for 40/44 pin packages

	PIN NUMBER			TYPE			
MNEMONIC	DIL LCC VQFP		VQFP 1.4	TYPE	Name And Function		
V <sub>SS</sub>	20	22	16	I	Ground: 0V reference		
Vss1		1	39	I	Optional Ground: Contact the Sales Office for ground connection.		
V <sub>CC</sub>	40	44	38	I	<b>Power Supply:</b> This is the power supply voltage for normal, idle and power-down operation		
P0.0-P0.7	39-32	43-36	37-30	I/O	<b>Port 0</b> : Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written t them float and can be used as high impedance inputs. Port 0 pins must be polarized t Vcc or Vss in order to prevent any parasitic current consumption. Port 0 is also the multiplexed low-order address and data bus during access to external program and data memory. In this application, it uses strong internal pull-up when emitting 1s. Port also inputs the code bytes during EPROM programming. External pull-ups are require during program verification during which P0 outputs the code bytes.		
P1.0-P1.7	1-8	2-9	40-44 1-3	I/O	have 1s written to them are pulled high by the internal pull-ups and can be use inputs. As inputs, Port 1 pins that are externally pulled low will source current b of the internal pull-ups. Port 1 also receives the low-order address byte during r programming and verification. Alternate functions for Port 1 include:		
	1	2	40	I/O	T2 (P1.0): Timer/Counter 2 external count input/Clockout		
	2	3	41	I	T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction Control		
					have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally pulled low will source current becaus of the internal pull-ups. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16 bit addresses (MOVX @DPTR).In this application, it uses strong internal pull-ups emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 SFR. Some Port 2 pins receive the high order address bits during EPROM programming and verification: P2.0 to P2.5 for A8 to A13		
P3.0-P3.7	10-17	11, 13-19	5, 7-13	I/O	<b>Port 3:</b> Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally pulled low will source current becaus of the internal pull-ups. Some Port 3 pin P3.4 receive the high order address bits durin EPROM programming and verification for TS8xC58X2 devices. Port 3 also serves the special features of the 80C51 family, as listed below.		
	10	11	5	I	RXD (P3.0): Serial input port		
	11	13	7	0	TXD (P3.1): Serial output port		
	12	14	8	1	INT0 (P3.2): External interrupt 0		
	13	15	9	1	INT1 (P3.3): External interrupt 1		
	14	16	10	I	T0 (P3.4): Timer 0 external input		
	15	17	11	I	T1 (P3.5): Timer 1 external input		
	16	18	12	0	WR (P3.6): External data memory write strobe		
	17	19	13	0	<b>RD (P3.7):</b> External data memory read strobe P3.4 also receives A14 during TS87C58X2 EPROM Programming.		
Reset	9	10	4	I	<b>Reset:</b> A high on this pin for two machine cycles while the oscillator is running, reset the device. An internal diffused resistor to $V_{SS}$ permits a power-on reset using only ar external capacitor to $V_{CC}$ .		


AT/TS8xC54/8X2

# 7. Dual Data Pointer Register Ddptr

The additional data pointer can be used to speed up code execution and reduce code size in a number of ways.

The dual DPTR structure is a way by which the chip will specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called

DPS = AUXR1/bit0 (See Table 7-1.) that allows the program code to switch between them (Refer to Figure 7-1).




# Figure 7-1. Use of Dual Pointer



- AMEL
- Enter a 16-bit initial value in timer registers TH2/TL2. It can be the same as the reload value or a different one depending on the application.
- To start the timer, set TR2 run control bit in T2CON register.

It is possible to use timer 2 as a baud rate generator and a clock generator simultaneously. For this configuration, the baud rates and clock frequencies are not independent since both functions use the values in the RCAP2H and RCAP2L registers.



# <sup>16</sup> **AT/TS8xC54/8X2**

# AT/TS8xC54/8X2

Table 8-1.	T2CON Register
------------	----------------

T2CON - Timer 2 Control Register (C8h)

7	6	N - Timer 2 Co 5	4	3	2	1	0		
TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2#	CP/RL2#		
Bit Number	Bit Mnemonic			Descrip	tion				
7	TF2	Timer 2 overflow Must be cleared b Set by hardware c	y software.	flow, if RCLK =	0 and TCLK =	0.			
6	EXF2	Set when a captur When set, causes enabled.	ust be cleared by software. EXF2 doesn't cause an interrupt in Up/down counter mode						
5	RCLK	Receive Clock bit Clear to use timer Set to use timer 2							
4	TCLK	Transmit Clock bit Clear to use timer Set to use timer 2	1 overflow as						
3	EXEN2	Timer 2 External E Clear to ignore ev Set to cause a cap 2 is not used to clu	ents on T2EX oture or reload	when a negative		T2EX pin is de	tected, if timer		
2	TR2	Clear to turn off tir	Timer 2 Run control bit Clear to turn off timer 2. Set to turn on timer 2.						
1	C/T2#	Clear for timer ope	Timer/Counter 2 select bit Clear for timer operation (input from internal clock system: F <sub>OSC</sub> ). Set for counter operation (input from T2 input pin, falling edge trigger). Must be 0 for clock out mode.						
0	CP/RL2#	Timer 2 Capture/F If RCLK=1 or TCL overflow. Clear to auto-reloa Set to capture on	K=1, CP/RL2# ad on timer 2 c	overflows or neg	ative transition	s on T2EX pin			

Reset Value = 0000 0000b Bit addressable





Table 8-2.	T2MOD Register	


T2MOD -	Timer 2	Mode	Control	Register (C9h)
---------	---------	------	---------	----------------

7	6	5	4	3	2	1	0		
-	-	-	T2OE						
Bit Number	Bit Mnemonic		Description						
7	-	Reserved The value read	from this bit is in	determinate. Do	o not set this bit.				
6	-	Reserved The value read	from this bit is in	determinate. Do	o not set this bit.				
5	-	<b>Reserved</b> The value read	Reserved The value read from this bit is indeterminate. Do not set this bit.						
4	-	Reserved The value read	from this bit is in	determinate. Do	o not set this bit.				
3	-	Reserved The value read	from this bit is in	determinate. Do	o not set this bit.				
2	-	Reserved The value read	Reserved The value read from this bit is indeterminate. Do not set this bit.						
1	T2OE	Clear to program	imer 2 Output Enable bit lear to program P1.0/T2 as clock input or I/O port. et to program P1.0/T2 as clock output.						
0	DCEN		Enable bit timer 2 as up/do ner 2 as up/down						

Reset Value = XXXX XX00b Not bit addressable

# 10. Interrupt System

The TS80C54/58X2 has a total of 7 interrupt vectors: two external interrupts (INT0 and INT1), three timer interrupts (timers 0, 1 and 2) and the serial port interrupt. These interrupts are shown in Figure 10-1.



## Figure 10-1. Interrupt Control System

Each of the interrupt sources can be individually enabled or disabled by setting or clearing a bit in the Interrupt Enable register (See Table 10-2.). This register also contains a global disable bit, which must be cleared to disable all interrupts at once.

Each interrupt source can also be individually programmed to one out of four priority levels by setting or clearing a bit in the Interrupt Priority register (See Table 10-3.) and in the Interrupt Priority High register (See Table 10-4.). shows the bit values and priority levels associated with each combination.

IPH.x	IP.x	Interrupt Level Priority
0	0	0 (Lowest)
0	1	1
1	0	2
1	1	3 (Highest)

Table 10-1. Priority Level Bit Values

A low-priority interrupt can be interrupted by a high priority interrupt, but not by another low-priority interrupt. A high-priority interrupt can't be interrupted by any other interrupt source.





If two interrupt requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If interrupt requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence.

IE - Interrupt Enable Register (A8h)								
7	6	5	4	3	2	1	0	
EA	-	ET2	ES	ET1	EX1	ET0	EX0	
Bit Number	Bit Mnemonic			Descrip	otion			
7	EA	Clear to disable a Set to enable all in If EA=1, each inte	nable All interrupt bit lear to disable all interrupts. et to enable all interrupts. EA=1, each interrupt source is individually enabled or disabled by setting or clearing its vn interrupt enable bit.					
6	-	Reserved The value read fro	om this bit is in	determinate. Do	o not set this bi	t.		
5	ET2	Timer 2 overflow in Clear to disable ti Set to enable time	mer 2 overflow	interrupt.				
4	ES	Serial port Enable Clear to disable s Set to enable seri	erial port interr					
3	ET1	Clear to disable ti	Timer 1 overflow interrupt Enable bit Clear to disable timer 1 overflow interrupt. Set to enable timer 1 overflow interrupt.					
2	EX1	Clear to disable e	External interrupt 1 Enable bit Clear to disable external interrupt 1. Set to enable external interrupt 1.					
1	ET0	Clear to disable ti	Fimer 0 overflow interrupt Enable bit Clear to disable timer 0 overflow interrupt. Set to enable timer 0 overflow interrupt.					
0	EX0	External interrupt Clear to disable e Set to enable exte	xternal interrup					

Table 10-2. IE Register

Reset Value = 0X00 0000b Bit addressable

IP - Interrupt Priority Register (B8h)


7	6	5	4	3	2	1	0			
-	-	PT2	PS	PT1	PX1	PT0	PX0			
Bit Number	Bit Mnemonic		Description							
7	-	Reserved The value read	eserved The value read from this bit is indeterminate. Do not set this bit.							
6	-	Reserved The value read	Reserved The value read from this bit is indeterminate. Do not set this bit.							
5	PT2		Timer 2 overflow interrupt Priority bit Refer to PT2H for priority level.							
4	PS		Serial port Priority bit Refer to PSH for priority level.							
3	PT1		Fimer 1 overflow interrupt Priority bit Refer to PT1H for priority level.							
2	PX1		External interrupt 1 Priority bit Refer to PX1H for priority level.							
1	PT0		Fimer 0 overflow interrupt Priority bit Refer to PT0H for priority level.							
0	PX0		External interrupt 0 Priority bit Refer to PX0H for priority level.							

Reset Value = XX00 0000b Bit addressable





### Figure 11-1. Power-Down Exit Waveform



Exit from power-down by reset redefines all the SFRs, exit from power-down by external interrupt does no affect the SFRs.

Exit from power-down by either reset or external interrupt does not affect the internal RAM content.

NOTE: If idle mode is activated with power-down mode (IDL and PD bits set), the exit sequence is unchanged, when execution is vectored to interrupt, PD and IDL bits are cleared and idle mode is not entered.

Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1	1	Port Data*	Port Data	Port Data	Port Data
Idle	External	1	1	Floating	Port Data	Address	Port Data
Power Down	Internal	0	0	Port Data*	Port Data	Port Data	Port Data
Power Down	External	0	0	Floating	Port Data	Port Data	Port Data

 Table 11-1.
 The state of ports during idle and power-down modes

\* Port 0 can force a "zero" level A "one" Level will leave port floating.

.

^

# 15. Reduced EMI Mode

Г

The ALE signal is used to demultiplex address and data buses on port 0 when used with external program or data memory. Nevertheless, during internal code execution, ALE signal is still generated. In order to reduce EMI, ALE signal can be disabled by setting AO bit.

The AO bit is located in AUXR register at bit location 0. As soon as AO is set, ALE is no longer output but remains active during MOVX and MOVC instructions and external fetches. During ALE disabling, ALE pin is weakly pulled high.

2 2

7	6	5	4	3	2	1	0				
-	-	-	-	-	-	RESERVED	AO				
Bit Number	Bit Mnemonic		Description								
7	-	<b>Reserved</b> The value read	eserved ne value read from this bit is indeterminate. Do not set this bit.								
6	-	Reserved The value read	eserved ne value read from this bit is indeterminate. Do not set this bit.								
5	-	Reserved The value read	Reserved The value read from this bit is indeterminate. Do not set this bit.								
4	-	Reserved The value read	Reserved The value read from this bit is indeterminate. Do not set this bit.								
3	-	Reserved The value read	Reserved The value read from this bit is indeterminate. Do not set this bit.								
2	-	Reserved The value read	Reserved The value read from this bit is indeterminate. Do not set this bit.								
1	-	Reserved The value read	Reserved The value read from this bit is indeterminate. Do not set this bit.								
0	AO		e ALE operatio	n during interna during internal							

Table 15-1.AUXR Register

AUXR - Auxiliary Register (8Eh)

Reset Value = XXXX XXX0b Not bit addressable



# 17. TS87C54/58X2 EPROM

# 17.1 EPROM Structure

The TS87C54/58X2 EPROM is divided in two different arrays:

- the code array:16/32 Kbytes.
- the encryption array:64 bytes.
- In addition a third non programmable array is implemented:
- the signature array: 4 bytes.

# 17.2 EPROM Lock System

The program Lock system, when programmed, protects the on-chip program against software piracy.

### 17.2.1 Encryption Array

Within the EPROM array are 64 bytes of encryption array that are initially unprogrammed (all FF's). Every time a byte is addressed during program verify, 6 address lines are used to select a byte of the encryption array. This byte is then exclusive-NOR'ed (XNOR) with the code byte, creating an encrypted verify byte. The algorithm, with the encryption array in the unprogrammed state, will return the code in its original, unmodified form.

When using the encryption array, one important factor needs to be considered. If a byte has the value FFh, verifying the byte will produce the encryption byte value. If a large block (>64 bytes) of code is left unprogrammed, a verification routine will display the content of the encryption array. For this reason all the unused code bytes should be programmed with random values. This will ensure program protection.

## 17.2.2 Program Lock Bits

The three lock bits, when programmed according to Table 17-1., will provide different level of protection for the on-chip code and data.

Program Lock Bits				
Security level	2		LB3	Protection Description
1	U	U	U	No program lock features enabled. Code verify will still be encrypted by the encryption array if programmed. MOVC instruction executed from external program memory returns non encrypted data.
2	Р	U	U	MOVC instruction executed from external program memory are disabled from fetching code bytes from internal memory, $\overline{EA}$ is sampled and latched on reset, and further programming of the EPROM is disabled.
3	U	Р	U	Same as 2, also verify is disabled.
4	U	U	Р	Same as 3, also external execution is disabled.

Table 17-1.Program Lock bits

U: unprogrammed,

P: programmed

WARNING: Security level 2 and 3 should only be programmed after EPROM and Core verification.




# AT/TS8xC54/8X2

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
V <sub>OL1</sub>	Output Low Voltage, port 0 <sup>(6)</sup>			0.3 0.45 1.0	V V V	$I_{OL} = 200 \ \mu A^{(4)}$ $I_{OL} = 3.2 \ m A^{(4)}$ $I_{OL} = 7.0 \ m A^{(4)}$
V <sub>OL2</sub>	Output Low Voltage, ALE, PSEN			0.3 0.45 1.0	V V V	$I_{OL} = 100 \ \mu A^{(4)}$ $I_{OL} = 1.6 \ m A^{(4)}$ $I_{OL} = 3.5 \ m A^{(4)}$
V <sub>OH</sub>	Output High Voltage, ports 1, 2, 3	V <sub>CC</sub> - 0.3 V <sub>CC</sub> - 0.7 V <sub>CC</sub> - 1.5			V V V	I <sub>OH</sub> = -10 μA I <sub>OH</sub> = -30 μA I <sub>OH</sub> = -60 μA V <sub>CC</sub> = 5 V ± 10%
V <sub>OH1</sub>	Output High Voltage, port 0	V <sub>CC</sub> - 0.3 V <sub>CC</sub> - 0.7 V <sub>CC</sub> - 1.5			> > >	$I_{OH} = -200 \ \mu A$ $I_{OH} = -3.2 \ m A$ $I_{OH} = -7.0 \ m A$ $V_{CC} = 5 \ V \pm 10\%$
V <sub>OH2</sub>	Output High Voltage,ALE, PSEN	V <sub>CC</sub> - 0.3 V <sub>CC</sub> - 0.7 V <sub>CC</sub> - 1.5			V V V	$I_{OH} = -100 \ \mu A$ $I_{OH} = -1.6 \ m A$ $I_{OH} = -3.5 \ m A$ $V_{CC} = 5 \ V \pm 10\%$
R <sub>RST</sub>	RST Pulldown Resistor	50	90 (5)	200	kΩ	
I <sub>IL</sub>	Logical 0 Input Current ports 1, 2 and 3			-50	μΑ	Vin = 0.45 V
I <sub>LI</sub>	Input Leakage Current			±10	μΑ	0.45 V < Vin < V <sub>CC</sub>
I <sub>TL</sub>	Logical 1 to 0 Transition Current, ports 1, 2, 3			-650	μΑ	Vin = 2.0 V
C <sub>IO</sub>	Capacitance of I/O Buffer			10	pF	Fc = 1 MHz TA = 25°C
I <sub>PD</sub>	Power Down Current		20 (5)	50	μΑ	$2.0 \text{ V} < \text{V}_{\text{CC}} < 5.5 \text{ V}^{(3)}$
I <sub>CC</sub> under RESET	Power Supply Current Maximum values, X1 mode: (7)			1 + 0.4 Freq (MHz) @12MHz 5.8 @16MHz 7.4	mA	V <sub>CC</sub> = 5.5 V <sup>(1)</sup>
I <sub>cc</sub> operating	Power Supply Current Maximum values, X1 mode: <sup>(7)</sup>			3 + 0.6 Freq (MHz) @12MHz 10.2 @16MHz 12.6	mA	V <sub>CC</sub> = 5.5 V <sup>(8)</sup>
l <sub>cc</sub> idle	Power Supply Current Maximum values, X1 mode: <sup>(7)</sup>			0.25+0.3 Freq (MHz) @12MHz 3.9 @16MHz 5.1	mA	$V_{CC} = 5.5 V^{(2)}$








Figure 19-3. I<sub>CC</sub> Test Condition, Idle Mode




All other pins are disconnected.









# 19.5 AC Parameters

## 19.5.1 Explanation of the AC Symbols

Each timing symbol has 5 characters. The first character is always a "T" (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

Example:  $T_{AVLL}$  = Time for Address Valid to ALE Low.  $T_{ILPL}$  = Time for ALE Low to PSEN Low.

TA = 0 to +70°C (commercial temperature range);  $V_{SS} = 0 \text{ V}$ ;  $V_{CC} = 5 \text{ V} \pm 10\%$ ; -M and -V ranges. TA = -40°C to +85°C (industrial temperature range);  $V_{SS} = 0 \text{ V}$ ;  $V_{CC} = 5 \text{ V} \pm 10\%$ ; -M and -V ranges.

TA = 0 to +70°C (commercial temperature range);  $V_{SS} = 0$  V; 2.7 V <  $V_{CC}$  < 5.5 V; -L range. TA = -40°C to +85°C (industrial temperature range);  $V_{SS} = 0$  V; 2.7 V <  $V_{CC}$  < 5.5 V; -L range.

Table 19-3. gives the maximum applicable load capacitance for Port 0, Port 1, 2 and 3, and ALE and  $\overrightarrow{\text{PSEN}}$  signals. Timings will be guaranteed if these capacitances are respected. Higher capacitance values can be used, but timings will then be degraded.

í.				
		-М	-V	۰L
	Port 0	100	50	100
	Port 1, 2, 3	80	50	80
	ALE / PSEN	100	30	100

Table 19-3. Load Capacitance versus speed range, in pF

Table 19-5., Table 19-8. and Table 19-11. give the description of each AC symbols.

Table 19-6., Table 19-9. and Table 19-12. give for each range the AC parameter.

Table 19-7., Table 19-10. and Table 19-13. give the frequency derating formula of the AC parameter. To calculate each AC symbols, take the x value corresponding to the speed grade you need (-M, -V or -L) and replace this value in the formula. Values of the frequency must be limited to the corresponding speed grade:

 Table 19-4.
 Max frequency for derating formula regarding the speed grade

	-M X1 mode	-M X2 mode	-V X1 mode	-V X2 mode	-L X1 mode	-L X2 mode
Freq (MHz)	40	20	40	30	30	20
T (ns)	25	50	25	33.3	33.3	50

Example:

 $T_{111V}$  in X2 mode for a -V part at 20 MHz (T = 1/20^{E6} = 50 ns):

x= 22 (Table 19-7.)

T= 50ns

 $T_{LLIV} = 2T - x = 2 \times 50 - 22 = 78$ ns




Symbol	Туре	Standard Clock	X2 Clock	-М	-V	-L	Units
T <sub>XLXL</sub>	Min	12 T	6 T				ns
T <sub>QVHX</sub>	Min	10 T - x	5 T - x	50	50	50	ns
T <sub>XHQX</sub>	Min	2 T - x	T - x	20	20	20	ns
T <sub>XHDX</sub>	Min	x	х	0	0	0	ns
T <sub>XHDV</sub>	Max	10 T - x	5 T- x	133	133	133	ns

Table 19-13. AC Parameters for a Variable Clock: derating formula

# 19.5.8 Shift Register Timing Waveforms

Figure 19-9. Shift Register Timing Waveforms







### 19.5.13 AC Testing Input/Output Waveforms

#### Figure 19-12. AC Testing Input/Output Waveforms



AC inputs during testing are driven at V<sub>CC</sub> - 0.5 for a logic "1" and 0.45V for a logic "0". Timing measurement are made at V<sub>IH</sub> min for a logic "1" and V<sub>IL</sub> max for a logic "0".

# 19.5.14 Float Waveforms


#### Figure 19-13. Float Waveforms




For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded  $V_{OH}/V_{OL}$  level occurs.  $I_{OL}/I_{OH} \ge \pm 20$ mA.

#### 19.5.15 Clock Waveforms

Valid in normal clock mode. In X2 mode XTAL2 signal must be changed to XTAL2 divided by two.





This diagram indicates when signals are clocked internally. The time it takes the signals to propagate to the pins, however, ranges from 25 to 125 ns. This propagation delay is dependent on variables such as temperature and pin loading. Propagation also varies from output to output and component. Typically though ( $T_A=25^{\circ}C$  fully loaded) RD and WR propagation delays are approximately 50ns. The other signals are typically 85 ns. Propagation delays are incorporated in the AC specifications.





# **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

# **Regional Headquarters**

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

# **Atmel Operations**

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

#### **RF**/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

#### Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

*Literature Requests* www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNTIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically providedotherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel'sAtmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2006. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, and Everywhere You Are<sup>®</sup> are the trademarks or registered trademark of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

