



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


Details	
Product Status	Obsolete
Core Processor	80C51
Core Size	8-Bit
Speed	40/30MHz
Connectivity	UART/USART
Peripherals	POR, WDT
Number of I/O	32
Program Memory Size	16KB (16K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.6x16.6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/ts87c54x2-vcb
T GIGIGGE OILE	nttps://www.e-xn.com/product-detail/microcmp-technology/ts87C54x2-vcb



Table 5-1. Pin Description for 40/44 pin packages

	PIN NUMBER					
MNEMONIC	DIL	LCC	VQFP 1.4	TYPE	Name And Function	
V _{SS}	20	22	16	1	Ground: 0V reference	
Vss1		1	39	- 1	Optional Ground: Contact the Sales Office for ground connection.	
V _{CC}	40	44	38	I	Power Supply: This is the power supply voltage for normal, idle and power-down operation	
P0.0-P0.7	39-32	43-36	37-30	I/O	Port 0 : Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high impedance inputs. Port 0 pins must be polarized to Vcc or Vss in order to prevent any parasitic current consumption. Port 0 is also the multiplexed low-order address and data bus during access to external program and data memory. In this application, it uses strong internal pull-up when emitting 1s. Port 0 also inputs the code bytes during EPROM programming. External pull-ups are required during program verification during which P0 outputs the code bytes.	
P1.0-P1.7	1-8	2-9	40-44	1/0	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 1 pins that are externally pulled low will source current because of the internal pull-ups. Port 1 also receives the low-order address byte during memory programming and verification. Alternate functions for Port 1 include: T2 (P1.0): Timer/Counter 2 external count input/Clockout	
	2	3	41	I	T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction Control	
					have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally pulled low will source current because of the internal pull-ups. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR).In this application, it uses strong internal pull-ups emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 emits the contents of the P2 SFR. Some Port 2 pins receive the high order address bits during EPROM programming and verification: P2.0 to P2.5 for A8 to A13	
P3.0-P3.7	10-17	11, 13-19	5, 7-13	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally pulled low will source current because of the internal pull-ups. Some Port 3 pin P3.4 receive the high order address bits during EPROM programming and verification for TS8xC58X2 devices. Port 3 also serves the special features of the 80C51 family, as listed below. RXD (P3.0): Serial input port	
	11	13	7	0	TXD (P3.1): Serial output port	
	12	14	8	ı	INTO (P3.2): External interrupt 0	
	13	15	9	' '	INT1 (P3.2): External interrupt 0	
	13	16	10	'	To (P3.4): Timer 0 external input	
	15	17	11	'	T1 (P3.5): Timer 1 external input	
	16	18	12	0	WR (P3.6): External data memory write strobe	
	17	19	13	0	RD (P3.7): External data memory read strobe P3.4 also receives A14 during TS87C58X2 EPROM Programming.	
Reset	9	10	4	I	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V_{SS} permits a power-on reset using only an external capacitor to V_{CC} .	

Figure 6-2. Mode Switching Waveforms



The X2 bit in the CKCON register (See Table 6-1.) allows to switch from 12 clock cycles per instruction to 6 clock cycles and vice versa. At reset, the standard speed is activated (STD mode). Setting this bit activates the X2 feature (X2 mode).

CAUTION

In order to prevent any incorrect operation while operating in X2 mode, user must be aware that all peripherals using clock frequency as time reference (UART, timers) will have their time reference divided by two. For example a free running timer generating an interrupt every 20 ms will then generate an interrupt every 10 ms. UART with 4800 baud rate will have 9600 baud rate.





Table 6-1. CKCON Register CKCON - Clock Control Register (8Fh)

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	X2


Bit Number	Bit Mnemonic	Description
7	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
6	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
5	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
4	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
3	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
2	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
1	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
0	X2	CPU and peripheral clock bit Clear to select 12 clock periods per machine cycle (STD mode, F _{OSC} =F _{XTAL} /2). Set to select 6 clock periods per machine cycle (X2 mode, F _{OSC} =F _{XTAL}).

Reset Value = XXXX XXX0b

Not bit addressable

For further details on the X2 feature, please refer to ANM072 available on the web (http://www.atmel.com)

Figure 8-1. Auto-Reload Mode Up/Down Counter (DCEN = 1)



8.1.1 Programmable Clock-Output

In the clock-out mode, timer 2 operates as a 50%-duty-cycle, programmable clock generator (See Figure 8-2) . The input clock increments TL2 at frequency $F_{\rm OSC}/2$. The timer repeatedly counts to overflow from a loaded value. At overflow, the contents of RCAP2H and RCAP2L registers are loaded into TH2 and TL2. In this mode, timer 2 overflows do not generate interrupts. The formula gives the clock-out frequency as a function of the system oscillator frequency and the value in the RCAP2H and RCAP2L registers :

$$Clock - OutFrequency = \frac{F_{osc}}{4 \times (65536 - RCAP2H/RCAP2L)}$$

For a 16 MHz system clock, timer 2 has a programmable frequency range of 61 Hz $(F_{OSC}/2^{16})$ to 4 MHz $(F_{OSC}/4)$. The generated clock signal is brought out to T2 pin (P1.0).

Timer 2 is programmed for the clock-out mode as follows:

- Set T2OE bit in T2MOD register.
- Clear C/T2 bit in T2CON register.
- Determine the 16-bit reload value from the formula and enter it in RCAP2H/RCAP2L registers.



Table 8-1.T2CON Register

T2CON - Timer 2 Control Register (C8h)

7	6	5	4	3	2	1	0
TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2#	CP/RL2#

Bit	Bit	
Number	Mnemonic	Description
7	TF2	Timer 2 overflow Flag Must be cleared by software. Set by hardware on timer 2 overflow, if RCLK = 0 and TCLK = 0.
6	EXF2	Timer 2 External Flag Set when a capture or a reload is caused by a negative transition on T2EX pin if EXEN2=1. When set, causes the CPU to vector to timer 2 interrupt routine when timer 2 interrupt is enabled. Must be cleared by software. EXF2 doesn't cause an interrupt in Up/down counter mode (DCEN = 1)
5	RCLK	Receive Clock bit Clear to use timer 1 overflow as receive clock for serial port in mode 1 or 3. Set to use timer 2 overflow as receive clock for serial port in mode 1 or 3.
4	TCLK	Transmit Clock bit Clear to use timer 1 overflow as transmit clock for serial port in mode 1 or 3. Set to use timer 2 overflow as transmit clock for serial port in mode 1 or 3.
3	EXEN2	Timer 2 External Enable bit Clear to ignore events on T2EX pin for timer 2 operation. Set to cause a capture or reload when a negative transition on T2EX pin is detected, if timer 2 is not used to clock the serial port.
2	TR2	Timer 2 Run control bit Clear to turn off timer 2. Set to turn on timer 2.
1	C/T2#	Timer/Counter 2 select bit Clear for timer operation (input from internal clock system: F _{OSC}). Set for counter operation (input from T2 input pin, falling edge trigger). Must be 0 for clock out mode.
0	CP/RL2#	Timer 2 Capture/Reload bit If RCLK=1 or TCLK=1, CP/RL2# is ignored and timer is forced to auto-reload on timer 2 overflow. Clear to auto-reload on timer 2 overflows or negative transitions on T2EX pin if EXEN2=1. Set to capture on negative transitions on T2EX pin if EXEN2=1.

Reset Value = 0000 0000b

Bit addressable

The following is an example of how to use given addresses to address different slaves:

Slave A:	SADDR <u>SADEN</u> Given	1111 0001b 1111 1010b 1111 0X0Xb
Slave B:	SADDR <u>SADEN</u> Given	1111 0011b 1111 1001b 1111 0XX1b
Slave C:	SADDR <u>SADEN</u> Given	1111 0010b 1111 1101b 1111 00X1b

The SADEN byte is selected so that each slave may be addressed separately.

For slave A, bit 0 (the LSB) is a don't-care bit; for slaves B and C, bit 0 is a 1. To communicate with slave A only, the master must send an address where bit 0 is clear (e.g. 1111 0000b). For slave A, bit 1 is a 1; for slaves B and C, bit 1 is a don't care bit. To communicate with slaves B and C, but not slave A, the master must send an address with bits 0 and 1 both set (e.g. 1111 0011b).

To communicate with slaves A, B and C, the master must send an address with bit 0 set, bit 1 clear, and bit 2 clear (e.g. 1111 0001b).

9.1.3 Broadcast Address

A broadcast address is formed from the logical OR of the SADDR and SADEN registers with zeros defined as don't-care bits, e.g.:

SA	DDR	0101	0110b
SA	DEN	1111	1100b
Broadcast =SA	DDR OR SADEN	1111	111Xb

The use of don't-care bits provides flexibility in defining the broadcast address, however in most applications, a broadcast address is FFh. The following is an example of using broadcast addresses:

Slave A:	SADDR <u>SADEN</u> Broadcast	1111 0001b 1111 1010b 1111 1X11b,
	Diodacase	1111 111110,
Slave B:	SADDR	1111 0011b
	<u>SADEN</u>	<u>1111 1001b</u>
	Broadcast	1111 1X11B,
Slave C:	SADDR=	1111 0010b
	SADEN	1111 1101b
	Broadcast	1111 1111b

For slaves A and B, bit 2 is a don't care bit; for slave C, bit 2 is set. To communicate with all of the slaves, the master must send an address FFh. To communicate with slaves A and B, but not slave C, the master can send and address FBh.

9.1.4 Reset Addresses

On reset, the SADDR and SADEN registers are initialized to 00h, i.e. the given and broadcast addresses are xxxx xxxxb (all don't-care bits). This ensures that the serial port will reply to any address, and so, that it is backwards compatible with the 80C51 microcontrollers that do not support automatic address recognition.





Table 9-4. PCON Register

Table 9-5.PCON - Power Control Register (87h)

7	6	5	4	3	2	1	0
SMOD1	SMOD0	-	POF	GF1	GF0	PD	IDL

Bit Number	Bit Mnemonic	Description
7	SMOD1	Serial port Mode bit 1 Set to select double baud rate in mode 1, 2 or 3.
6	SMOD0	Serial port Mode bit 0 Clear to select SM0 bit in SCON register. Set to to select FE bit in SCON register.
5	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
4	POF	Power-Off Flag Clear to recognize next reset type. Set by hardware when VCC rises from 0 to its nominal voltage. Can also be set by software.
3	GF1	General purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage.
2	GF0	General purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage.
1	PD	Power-Down mode bit Cleared by hardware when reset occurs. Set to enter power-down mode.
0	IDL	Idle mode bit Clear by hardware when interrupt or reset occurs. Set to enter idle mode.

Reset Value = 00X1 0000b

Not bit addressable

Power-off flag reset value will be 1 only after a power on (cold reset). A warm reset doesn't affect the value of this bit.

11. Idle mode

An instruction that sets PCON.0 causes that to be the last instruction executed before going into the Idle mode. In the Idle mode, the internal clock signal is gated off to the CPU, but not to the interrupt, Timer, and Serial Port functions. The CPU status is preserved in its entirely: the Stack Pointer, Program Counter, Program Status Word, Accumulator and all other registers maintain their data during Idle. The port pins hold the logical states they had at the time Idle was activated. ALE and PSEN hold at logic high levels.

There are two ways to terminate the Idle. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware, terminating the Idle mode. The interrupt will be serviced, and following RETI the next instruction to be executed will be the one following the instruction that put the device into idle.

The flag bits GF0 and GF1 can be used to give an indication if an interrupt occured during normal operation or during an Idle. For example, an instruction that activates Idle can also set one or both flag bits. When Idle is terminated by an interrupt, the interrupt service routine can examine the flag bits.

The other way of terminating the Idle mode is with a hardware reset. Since the clock oscillator is still running, the hardware reset needs to be held active for only two machine cycles (24 oscillator periods) to complete the reset.

11.1 Power-Down Mode

To save maximum power, a power-down mode can be invoked by software (Refer to Table 9-4., PCON register).

In power-down mode, the oscillator is stopped and the instruction that invoked power-down mode is the last instruction executed. The internal RAM and SFRs retain their value until the power-down mode is terminated. V_{CC} can be lowered to save further power. Either a hardware reset or an external interrupt can cause an exit from power-down. To properly terminate power-down, the reset or external interrupt should not be executed before V_{CC} is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize.

Only external interrupts INTO and INT1 are useful to exit from power-down. For that, interrupt must be enabled and configured as level or edge sensitive interrupt input.

Holding the pin low restarts the oscillator but bringing the pin high completes the exit as detailed in Figure 11-1. When both interrupts are enabled, the oscillator restarts as soon as one of the two inputs is held low and power down exit will be completed when the first input will be released. In this case the higher priority interrupt service routine is executed.

Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put TS80C54/58X2 into power-down mode.



12. Hardware Watchdog Timer

The WDT is intended as a recovery method in situations where the CPU may be subjected to software upset. The WDT consists of a 14-bit counter and the WatchDog Timer ReSeT (WDTRST) SFR. The WDT is by default disabled from exiting reset. To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When WDT is enabled, it will increment every machine cycle while the oscillator is running and there is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will drive an output RESET HIGH pulse at the RST-pin.

12.1 Using the WDT

To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When WDT is enabled, the user needs to service it by writing to 01EH and 0E1H to WDTRST to avoid WDT overflow. The 14-bit counter overflows when it reaches 16383 (3FFFH) and this will reset the device. When WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must reset the WDT at least every 16383 machine cycle. To reset the WDT the user must write 01EH and 0E1H to WDTRST. WDTRST is a write only register. The WDT counter cannot be read or written. When WDT overflows, it will generate an output RESET pulse at the RST-pin. The RESET pulse duration is 96 x $T_{\rm OSC}$, where $T_{\rm OSC}$ = 1/ $F_{\rm OSC}$. To make the best use of the WDT, it should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset.

To have a more powerful WDT, a 2^7 counter has been added to extend the Time-out capability, ranking from 16ms to 2s @ F_{OSC} = 12MHz. To manage this feature, refer to WDTPRG register description, Table 12-2. (SFR0A7h).

Table 12-1. WDTRST Register WDTRST Address (0A6h)

	7	6	5	4	3	2	1
Reset value	X	Х	X	Х	Х	X	X

Write only, this SFR is used to reset/enable the WDT by writing 01EH then 0E1H in sequence.

13. ONCETM Mode (ON Chip Emulation)

The ONCE mode facilitates testing and debugging of systems using TS80C54/58X2 without removing the circuit from the board. The ONCE mode is invoked by driving certain pins of the TS80C54/58X2; the following sequence must be exercised:

- Pull ALE low while the device is in reset (RST high) and PSEN is high.
- Hold ALE low as RST is deactivated.

While the TS80C54/58X2 is in ONCE mode, an emulator or test CPU can be used to drive the circuit Table 13-1 shows the status of the port pins during ONCE mode.

Normal operation is restored when normal reset is applied.

 Table 13-1.
 External Pin Status during ONCE Mode

ALE	PSEN	Port 0	Port 1	Port 2	Port 3	XTAL1/2
Weak pull-up	Weak pull-up	Float	Weak pull-up	Weak pull-up	Weak pull-up	Active

15. Reduced EMI Mode

The ALE signal is used to demultiplex address and data buses on port 0 when used with external program or data memory. Nevertheless, during internal code execution, ALE signal is still generated. In order to reduce EMI, ALE signal can be disabled by setting AO bit.

The AO bit is located in AUXR register at bit location 0. As soon as AO is set, ALE is no longer output but remains active during MOVX and MOVC instructions and external fetches. During ALE disabling, ALE pin is weakly pulled high.

Table 15-1. AUXR Register AUXR - Auxiliary Register (8Eh)


7	6	5	4	3	2	1	0
-	-	-	-	-	-	RESERVED	AO

Bit Number	Bit Mnemonic	Description
7	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
6	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
5	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
4	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
3	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
2	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
1	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
0	АО	ALE Output bit Clear to restore ALE operation during internal fetches. Set to disable ALE operation during internal fetches.

Reset Value = XXXX XXX0b Not bit addressable



Figure 17-1. Set-Up Modes Configuration



^{*} See Table 31. for proper value on these inputs

17.3.3 Programming Algorithm

The Improved Quick Pulse algorithm is based on the Quick Pulse algorithm and decreases the number of pulses applied during byte programming from 25 to 1.

To program the TS80C54/58X2 the following sequence must be exercised:

- Step 1: Activate the combination of control signals.
- Step 2: Input the valid address on the address lines.
- Step 3: Input the appropriate data on the data lines.
- Step 4: Raise EA/VPP from VCC to VPP (typical 12.75V).
- Step 5: Pulse ALE/PROG once.
- Step 6: Lower EA/VPP from VPP to VCC

Repeat step 2 through 6 changing the address and data for the entire array or until the end of the object file is reached (See Figure 17-2.).

17.3.4 Verify algorithm

Code array verify must be done after each byte or block of bytes is programmed. In either case, a complete verify of the programmed array will ensure reliable programming of the TS87C54/58X2.

P 2.7 is used to enable data output.

To verify the TS87C54/58X2 code the following sequence must be exercised:

- Step 1: Activate the combination of program and control signals.
- Step 2: Input the valid address on the address lines.
- Step 3: Read data on the data lines.


Repeat step 2 through 3 changing the address for the entire array verification (See Figure 17-2.)





The encryption array cannot be directly verified. Verification of the encryption array is done by observing that the code array is well encrypted.

Figure 17-2. Programming and Verification Signal's Waveform



17.4 EPROM Erasure (Windowed Packages Only)

Erasing the EPROM erases the code array, the encryption array and the lock bits returning the parts to full functionality.

Erasure leaves all the EPROM cells in a 1's state (FF).

17.4.1 Erasure Characteristics

The recommended erasure procedure is exposure to ultraviolet light (at 2537 Å) to an integrated dose at least 15 W-sec/cm². Exposing the EPROM to an ultraviolet lamp of 12,000 μ W/cm² rating for 30 minutes, at a distance of about 25 mm, should be sufficient. An exposure of 1 hour is recommended with most of standard erasers.

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelength shorter than approximately 4,000 Å. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room-level fluorescent lighting) could cause inadvertent erasure. If an application subjects the device to this type of exposure, it is suggested that an opaque label be placed over the window.

18. Signature Bytes


The TS87C54/58X2 has four signature bytes in location 30h, 31h, 60h and 61h. To read these bytes follow the procedure for EPROM verify but activate the control lines provided in Table 31. for Read Signature Bytes. Table 18-1. shows the content of the signature byte for the TS80C54/58X2.

Table 19-7. AC Parameters for a Variable Clock: derating formula

Symbol	Туре	Standard Clock	X2 Clock	-М	-V	-L	Units
T _{LHLL}	Min	2 T - x	T - x	10	8	15	ns
T _{AVLL}	Min	T - x	0.5 T - x	15	13	20	ns
T _{LLAX}	Min	T - x	0.5 T - x	15	13	20	ns
T _{LLIV}	Max	4 T - x	2 T - x	30	22	35	ns
T _{LLPL}	Min	T - x	0.5 T - x	10	8	15	ns
T _{PLPH}	Min	3 T - x	1.5 T - x	20	15	25	ns
T _{PLIV}	Max	3 T - x	1.5 T - x	40	25	45	ns
T _{PXIX}	Min	х	х	0	0	0	ns
T _{PXIZ}	Max	T - x	0.5 T - x	7	5	15	ns
T _{AVIV}	Max	5 T - x	2.5 T - x	40	30	45	ns
T _{PLAZ}	Max	х	х	10	10	10	ns

19.5.3 External Program Memory Read Cycle

Figure 19-6. External Program Memory Read Cycle





19.5.4 External Data Memory Characteristics

Table 19-8. Symbol Description

Symbol	Parameter
T_RLRH	RD Pulse Width
T _{WLWH}	WR Pulse Width
T _{RLDV}	RD to Valid Data In
T _{RHDX}	Data Hold After RD
T _{RHDZ}	Data Float After RD
T_LLDV	ALE to Valid Data In
T _{AVDV}	Address to Valid Data In
T _{LLWL}	ALE to WR or RD
T_{AVWL}	Address to WR or RD
T _{QVWX}	Data Valid to WR Transition
T_{QVWH}	Data set-up to WR High
T_{WHQX}	Data Hold After WR
T _{RLAZ}	RD Low to Address Float
T _{WHLH}	RD or WR High to ALE high

Table 19-9. AC Parameters for a Fix Clock


Speed		M MHz	X2 r 30	V node MHz z equiv.	standard	V I mode 40 Hz	X2 r 20	L node MHz z equiv.	standa	L rd mode MHz	Units
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
T _{RLRH}	130		85		135		125		175		ns
T _{WLWH}	130		85		135		125		175		ns
T_{RLDV}		100		60		102		95		137	ns
T_RHDX	0		0		0		0		0		ns
T _{RHDZ}		30		18		35		25		42	ns
T_LLDV		160		98		165		155		222	ns
T_{AVDV}		165		100		175		160		235	ns
T _{LLWL}	50	100	30	70	55	95	45	105	70	130	ns
T_{AVWL}	75		47		80		70		103		ns
T_{QVWX}	10		7		15		5		13		ns
T_{QVWH}	160		107		165		155		213		ns
T_{WHQX}	15		9		17		10		18		ns
T_{RLAZ}		0		0		0		0		0	ns
T _{WHLH}	10	40	7	27	15	35	5	45	13	53	ns

Table 19-13. AC Parameters for a Variable Clock: derating formula

Symbol	Туре	Standard Clock	X2 Clock	-М	-V	-L	Units
T _{XLXL}	Min	12 T	6 T				ns
T_{QVHX}	Min	10 T - x	5 T - x	50	50	50	ns
T_{XHQX}	Min	2 T - x	T - x	20	20	20	ns
T_{XHDX}	Min	х	х	0	0	0	ns
T_{XHDV}	Max	10 T - x	5 T- x	133	133	133	ns

19.5.8 Shift Register Timing Waveforms


Figure 19-9. Shift Register Timing Waveforms





19.5.13 AC Testing Input/Output Waveforms

Figure 19-12. AC Testing Input/Output Waveforms



AC inputs during testing are driven at V_{CC} - 0.5 for a logic "1" and 0.45V for a logic "0". Timing measurement are made at V_{IH} min for a logic "1" and V_{IL} max for a logic "0".

19.5.14 Float Waveforms

Figure 19-13. Float Waveforms



For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded V_{OH}/V_{OL} level occurs. $I_{OL}/I_{OH} \ge \pm 20$ mA.

19.5.15 Clock Waveforms

Valid in normal clock mode. In X2 mode XTAL2 signal must be changed to XTAL2 divided by two.



20. Ordering Information

 Table 20-1.
 Possible Ordering Entries

Part Number	Supply Voltage	Temperature Range	Package	Packing
TS80C54X2xxx-MCA	-5 to +/-10%	Commercial	PDIL40	Stick
TS80C54X2xxx-MCB	-5 to +/-10%	Commercial	PLCC44	Stick
TS80C54X2xxx-MCC	-5 to +/-10%	Commercial	PQFP44	Tray
TS80C54X2xxx-MCE	-5 to +/-10%	Commercial	VQFP44	Tray
TS80C54X2xxx-VCA	-5 to +/-10%	Commercial	PDIL40	Stick
TS80C54X2xxx-VCB	-5 to +/-10%	Commercial	PLCC44	Stick
TS80C54X2xxx-VCC	-5 to +/-10%	Commercial	PQFP44	Tray
TS80C54X2xxx-VCE	-5 to +/-10%	Commercial	VQFP44	Tray
TS80C54X2xxx-LCA	-5 to +/-10%	Commercial	PDIL40	Stick
TS80C54X2xxx-LCB	-5 to +/-10%	Commercial	PLCC44	Stick
TS80C54X2xxx-LCC	-5 to +/-10%	Commercial	PQFP44	Tray
TS80C54X2xxx-LCE	-5 to +/-10%	Commercial	VQFP44	Tray
TS80C54X2xxx-MIA	-5 to +/-10%	Industrial	PDIL40	Stick
TS80C54X2xxx-MIB	-5 to +/-10%	Industrial	PLCC44	Stick
TS80C54X2xxx-MIC	-5 to +/-10%	Industrial	PQFP44	Tray
TS80C54X2xxx-MIE	-5 to +/-10%	Industrial	VQFP44	Tray
TS80C54X2xxx-VIA	-5 to +/-10%	Industrial	PDIL40	Stick
TS80C54X2xxx-VIB	-5 to +/-10%	Industrial	PLCC44	Stick
TS80C54X2xxx-VIC	-5 to +/-10%	Industrial	PQFP44	Tray
TS80C54X2xxx-VIE	-5 to +/-10%	Industrial	VQFP44	Tray
TS80C54X2xxx-LIA	-5 to +/-10%	Industrial	PDIL40	Stick
TS80C54X2xxx-LIB	-5 to +/-10%	Industrial	PLCC44	Stick
TS80C54X2xxx-LIC	-5 to +/-10%	Industrial	PQFP44	Tray
TS80C54X2xxx-LIE	-5 to +/-10%	Industrial	VQFP44	Tray
AT80C54X2zzz-3CSUM	-5 to +/-10%	Industrial & Green	PDIL40	Stick
AT80C54X2zzz-SLSUM	-5 to +/-10%	Industrial & Green	PLCC44	Stick
AT80C54X2zzz-RLTUM	-5 to +/-10%	Industrial & Green	VQFP44	Tray
AT80C54X2zzz-3CSUL	-5 to +/-10%	Industrial & Green	PDIL40	Stick
AT80C54X2zzz-SLSUL	-5 to +/-10%	Industrial & Green	PLCC44	Stick
AT80C54X2zzz-RLTUL	-5 to +/-10%	Industrial & Green	VQFP44	Tray
AT80C54X2zzz-3CSUV	-5 to +/-10%	Industrial & Green	PDIL40	Stick
AT80C54X2zzz-SLSUV	-5 to +/-10%	Industrial & Green	PLCC44	Stick
AT80C54X2zzz-RLTUV	-5 to +/-10%	Industrial & Green	VQFP44	Tray
TS87C54X2-MCA	5V ±10%	Commercial	PDIL40	Stick
TS87C54X2-MCB	5V ±10%	Commercial	PLCC44	Stick



TS80C58X2xxx-MCA	Part Number	Supply Voltage	Temperature Range	Package	Packing
TS80C58X2xxx+MCE	TS80C58X2xxx-MCA	-5 to +/-10%	Commercial	PDIL40	Stick
TS80C58X2xxxxVCA	TS80C58X2xxx-MCB	-5 to +/-10%	Commercial	PLCC44	Stick
TS80C58X2xxx-VCA	TS80C58X2xxx-MCC	-5 to +/-10%	Commercial	PQFP44	Tray
TS80C58X2xxxVCB -5 to +/-10% Commercial PQFP44 Tray TS80C58X2xxxVCE -5 to +/-10% Commercial PQFP44 Tray TS80C58X2xxxVCE -5 to +/-10% Commercial PDIL40 Stick TS80C58X2xxxVCB -5 to +/-10% Commercial PDIL40 Stick TS80C58X2xxxVCB -5 to +/-10% Commercial PDIL40 Stick TS80C58X2xxxVCB -5 to +/-10% Commercial PQFP44 Tray Tray TS80C58X2xxxVCB -5 to +/-10% Commercial PQFP44 Tray Tray TS80C58X2xxxVLB -5 to +/-10% Commercial PQFP44 Tray Tray TS80C58X2xxxVIII -5 to +/-10% Industrial PDIL40 Stick TS80C58X2xxxVIIII -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxxVIII -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxxVIII -5 to +/-10% Industrial PDIL40 Stick TS80C58X2xxxVIII -5 to +/-10% Industrial PDIL40 Stick TS80C58X2xxxVIII -5 to +/-10% Industrial PDIL40 Stick TS80C58X2xxxVIII -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxxVIII -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2xxxVIII -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2xxxVIII -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2xxxVIII -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2xxxVIII -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2xxxVIII -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2xxxVIII -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2xxxVIII -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2xxxVIII -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2xxXVIII -5 to +/-10%	TS80C58X2xxx-MCE	-5 to +/-10%	Commercial	VQFP44	Tray
TS80C58X2xxx-VCC	TS80C58X2xxx-VCA	-5 to +/-10%	Commercial	PDIL40	Stick
TS80C58X2xxx-VCE	TS80C58X2xxx-VCB	-5 to +/-10%	Commercial	PLCC44	Stick
TS80C58X2xxx-LCA	TS80C58X2xxx-VCC	-5 to +/-10%	Commercial	PQFP44	Tray
TS80C58X2xxx-LCB	TS80C58X2xxx-VCE	-5 to +/-10%	Commercial	VQFP44	Tray
TS80C58X2xxx-LCC -5 to +/-10% Commercial PQFP44 Tray TS80C58X2xxx-LCE -5 to +/-10% Commercial VQFP44 Tray TS80C58X2xxx-MIA -5 to +/-10% Industrial PDIL40 Stick TS80C58X2xxx-MIB -5 to +/-10% Industrial PLCC44 Stick TS80C58X2xxx-MIC -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-MIE -5 to +/-10% Industrial PDIL40 Stick TS80C58X2xxx-VIA -5 to +/-10% Industrial PDIL40 Stick TS80C58X2xxx-VIB -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-VIE -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-LIA -5 to +/-10% Industrial PDIL40 Stick TS80C58X2xxx-LIB -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-LIB -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-LIB -5 to +/-10% Industrial PQFP44 Tray <td>TS80C58X2xxx-LCA</td> <td>-5 to +/-10%</td> <td>Commercial</td> <td>PDIL40</td> <td>Stick</td>	TS80C58X2xxx-LCA	-5 to +/-10%	Commercial	PDIL40	Stick
TS80C58X2xxx-LCE -5 to +/-10% Commercial VQFP44 Tray TS80C58X2xxx-MIA -5 to +/-10% Industrial PDIL40 Stick TS80C58X2xxx-MIB -5 to +/-10% Industrial PLCC44 Stick TS80C58X2xxx-MIB -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-VIA -5 to +/-10% Industrial PDIL40 Stick TS80C58X2xxx-VIB -5 to +/-10% Industrial PDIL40 Stick TS80C58X2xxx-VIB -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-VIB -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-VIB -5 to +/-10% Industrial VQFP44 Tray TS80C58X2xxx-VIB -5 to +/-10% Industrial PDIL40 Stick TS80C58X2xxx-LIA -5 to +/-10% Industrial PDIL40 Stick TS80C58X2xxx-LIB -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-LIB -5 to +/-10% Industrial PQFP44 Tray <td>TS80C58X2xxx-LCB</td> <td>-5 to +/-10%</td> <td>Commercial</td> <td>PLCC44</td> <td>Stick</td>	TS80C58X2xxx-LCB	-5 to +/-10%	Commercial	PLCC44	Stick
TS80C58X2xxx-MIA -5 to +/-10% Industrial PDIL40 Stick TS80C58X2xxx-MIB -5 to +/-10% Industrial PLCC44 Stick TS80C58X2xxx-MIC -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-MIE -5 to +/-10% Industrial VQFP44 Tray TS80C58X2xxx-VIA -5 to +/-10% Industrial PDIL40 Stick TS80C58X2xxx-VIB -5 to +/-10% Industrial PLCC44 Stick TS80C58X2xxx-VIC -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-VIE -5 to +/-10% Industrial VQFP44 Tray TS80C58X2xxx-LIB -5 to +/-10% Industrial PDIL40 Stick TS80C58X2xxx-LIB -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-LIB -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-LIB -5 to +/-10% Industrial PQFP44 Tray AT80C58X2zzz-SLSUM -5 to +/-10% Industrial & Green PDIL40 Stick </td <td>TS80C58X2xxx-LCC</td> <td>-5 to +/-10%</td> <td>Commercial</td> <td>PQFP44</td> <td>Tray</td>	TS80C58X2xxx-LCC	-5 to +/-10%	Commercial	PQFP44	Tray
TS80C58X2xxx-MIB -5 to +/-10% Industrial PLCC44 Stick TS80C58X2xxx-MIC -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-MIB -5 to +/-10% Industrial VQFP44 Tray TS80C58X2xxx-VIA -5 to +/-10% Industrial PDIL40 Stick TS80C58X2xxx-VIB -5 to +/-10% Industrial PLCC44 Stick TS80C58X2xxx-VIE -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-VIE -5 to +/-10% Industrial PDIL40 Stick TS80C58X2xxx-LIB -5 to +/-10% Industrial PLCC44 Stick TS80C58X2xxx-LIB -5 to +/-10% Industrial PLCC44 Tray TS80C58X2xxx-LIC -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-LIC -5 to +/-10% Industrial VQFP44 Tray AT80C58X2zzz-3CSUM -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUM -5 to +/-10% Industrial & Green PDIL40	TS80C58X2xxx-LCE	-5 to +/-10%	Commercial	VQFP44	Tray
TS80C58X2xxx-MIC -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-MIE -5 to +/-10% Industrial VQFP44 Tray TS80C58X2xxx-VIA -5 to +/-10% Industrial PDIL40 Stick TS80C58X2xxx-VIB -5 to +/-10% Industrial PLCC44 Stick TS80C58X2xxx-VIC -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-VIE -5 to +/-10% Industrial POFP44 Tray TS80C58X2xxx-LIB -5 to +/-10% Industrial PLCC44 Stick TS80C58X2xxx-LIB -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-LIB -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-LIE -5 to +/-10% Industrial VQFP44 Tray AT80C58X2zzz-SLSUM -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUM -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-RLTUL -5 to +/-10% Industrial & Green PDIL40	TS80C58X2xxx-MIA	-5 to +/-10%	Industrial	PDIL40	Stick
TS80C58X2xxxx-MIE -5 to +/-10% Industrial VQFP44 Tray TS80C58X2xxx-VIA -5 to +/-10% Industrial PDIL40 Stick TS80C58X2xxx-VIB -5 to +/-10% Industrial PLCC44 Stick TS80C58X2xxx-VIC -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-VIE -5 to +/-10% Industrial PDIL40 Stick TS80C58X2xxx-LIA -5 to +/-10% Industrial PLCC44 Stick TS80C58X2xxx-LIB -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-LIC -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-LIE -5 to +/-10% Industrial VQFP44 Tray AT80C58X2zzz-SCSUL -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUL -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUL -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUL -5 to +/-10% Industrial & Green <td< td=""><td>TS80C58X2xxx-MIB</td><td>-5 to +/-10%</td><td>Industrial</td><td>PLCC44</td><td>Stick</td></td<>	TS80C58X2xxx-MIB	-5 to +/-10%	Industrial	PLCC44	Stick
TS80C58X2xxx-VIA -5 to +/-10% Industrial PDIL40 Stick TS80C58X2xxx-VIB -5 to +/-10% Industrial PLCC44 Stick TS80C58X2xxx-VIC -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-VIE -5 to +/-10% Industrial VQFP44 Tray TS80C58X2xxx-LIA -5 to +/-10% Industrial PDIL40 Stick TS80C58X2xxx-LIB -5 to +/-10% Industrial PLCC44 Stick TS80C58X2xxx-LIC -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-LIE -5 to +/-10% Industrial VQFP44 Tray AT80C58X2zzz-SCSUM -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUM -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUL -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUL -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUV -5 to +/-10% Industrial & Green	TS80C58X2xxx-MIC	-5 to +/-10%	Industrial	PQFP44	Tray
TS80C58X2xxx-VIB -5 to +/-10% Industrial PLCC44 Stick TS80C58X2xxx-VIC -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-VIE -5 to +/-10% Industrial VQFP44 Tray TS80C58X2xxx-LIA -5 to +/-10% Industrial PDIL40 Stick TS80C58X2xxx-LIB -5 to +/-10% Industrial PLCC44 Stick TS80C58X2xxx-LIC -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-LIE -5 to +/-10% Industrial VQFP44 Tray AT80C58X2zzz-SCSUM -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUM -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUL -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUL -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-SLSUV -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUV -5 to +/-10% Industrial & Gr	TS80C58X2xxx-MIE	-5 to +/-10%	Industrial	VQFP44	Tray
TS80C58X2xxx-VIC -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-VIE -5 to +/-10% Industrial VQFP44 Tray TS80C58X2xxx-LIA -5 to +/-10% Industrial PDIL40 Stick TS80C58X2xxx-LIB -5 to +/-10% Industrial PLCC44 Stick TS80C58X2xxx-LIC -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-LIE -5 to +/-10% Industrial VQFP44 Tray AT80C58X2zzz-SCSUM -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUM -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SCSUL -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUL -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-SLSUV -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUV -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUV -5 to +/-10% Indus	TS80C58X2xxx-VIA	-5 to +/-10%	Industrial	PDIL40	Stick
TS80C58X2xxx-VIE -5 to +/-10% Industrial VQFP44 Tray TS80C58X2xxx-LIA -5 to +/-10% Industrial PDIL40 Stick TS80C58X2xxx-LIB -5 to +/-10% Industrial PLCC44 Stick TS80C58X2xxx-LIC -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-LIE -5 to +/-10% Industrial VQFP44 Tray AT80C58X2zzz-3CSUM -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUM -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUM -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUL -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUL -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUV -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUV -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-RLTUV -5 to +/-10%	TS80C58X2xxx-VIB	-5 to +/-10%	Industrial	PLCC44	Stick
TS80C58X2xxx-LIA -5 to +/-10% Industrial PDIL40 Stick TS80C58X2xxx-LIB -5 to +/-10% Industrial PLCC44 Stick TS80C58X2xxx-LIC -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-LIE -5 to +/-10% Industrial VQFP44 Tray AT80C58X2zzz-3CSUM -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-3CSUM -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUM -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-3CSUL -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUL -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUL -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUV -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUV -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2-MCA 5V ±10%	TS80C58X2xxx-VIC	-5 to +/-10%	Industrial	PQFP44	Tray
TS80C58X2xxx-LIB -5 to +/-10% Industrial PLCC44 Stick TS80C58X2xxx-LIC -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-LIE -5 to +/-10% Industrial VQFP44 Tray AT80C58X2zzz-SCSUM -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUM -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-SLSUM -5 to +/-10% Industrial & Green VQFP44 Tray AT80C58X2zzz-3CSUL -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-SLSUL -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUL -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUV -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUV -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUV -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2-MCA 5V ±10% </td <td>TS80C58X2xxx-VIE</td> <td>-5 to +/-10%</td> <td>Industrial</td> <td>VQFP44</td> <td>Tray</td>	TS80C58X2xxx-VIE	-5 to +/-10%	Industrial	VQFP44	Tray
TS80C58X2xxx-LIC -5 to +/-10% Industrial PQFP44 Tray TS80C58X2xxx-LIE -5 to +/-10% Industrial VQFP44 Tray AT80C58X2zzz-3CSUM -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUM -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUM -5 to +/-10% Industrial & Green VQFP44 Tray AT80C58X2zzz-3CSUL -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUL -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUL -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUV -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-SLSUV -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUV -5 to +/-10% Industrial & Green PLCC44 Stick TS87C58X2-MCA 5V ±10% Commercial PDIL40 Stick	TS80C58X2xxx-LIA	-5 to +/-10%	Industrial	PDIL40	Stick
TS80C58X2xxx-LIE -5 to +/-10% Industrial VQFP44 Tray AT80C58X2zzz-3CSUM -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUM -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUM -5 to +/-10% Industrial & Green VQFP44 Tray AT80C58X2zzz-3CSUL -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUL -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUL -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUL -5 to +/-10% Industrial & Green VQFP44 Tray AT80C58X2zzz-3CSUV -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-3CSUV -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUV -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUV -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUV -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUV -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUV -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUV -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUV -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUV -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUV -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUV -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUV -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUV -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUV -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUV -5 to +/-10% Industrial & Green PLCC44 Stick	TS80C58X2xxx-LIB	-5 to +/-10%	Industrial	PLCC44	Stick
AT80C58X2zzz-3CSUM -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUM -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUM -5 to +/-10% Industrial & Green VQFP44 Tray AT80C58X2zzz-SCSUL -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUL -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUL -5 to +/-10% Industrial & Green VQFP44 Tray AT80C58X2zzz-3CSUV -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUV -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUV -5 to +/-10% Industrial & Green VQFP44 Tray TS87C58X2-MCA 5V ±10% Commercial PDIL40 Stick TS87C58X2-MCB 5V ±10% Commercial PLCC44 Stick	TS80C58X2xxx-LIC	-5 to +/-10%	Industrial	PQFP44	Tray
AT80C58X2zzz-SLSUM -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUM -5 to +/-10% Industrial & Green VQFP44 Tray AT80C58X2zzz-3CSUL -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUL -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUL -5 to +/-10% Industrial & Green VQFP44 Tray AT80C58X2zzz-3CSUV -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUV -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUV -5 to +/-10% Industrial & Green PDIL40 Stick TS87C58X2-MCA 5V ±10% Commercial PDIL40 Stick TS87C58X2-MCB 5V ±10% Commercial PLCC44 Stick	TS80C58X2xxx-LIE	-5 to +/-10%	Industrial	VQFP44	Tray
AT80C58X2zzz-SLSUM -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUM -5 to +/-10% Industrial & Green VQFP44 Tray AT80C58X2zzz-3CSUL -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUL -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUL -5 to +/-10% Industrial & Green VQFP44 Tray AT80C58X2zzz-3CSUV -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUV -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUV -5 to +/-10% Industrial & Green PDIL40 Stick TS87C58X2-MCA 5V ±10% Commercial PDIL40 Stick TS87C58X2-MCB 5V ±10% Commercial PLCC44 Stick		•			
AT80C58X2zzz-RLTUM -5 to +/-10% Industrial & Green VQFP44 Tray AT80C58X2zzz-3CSUL -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUL -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUL -5 to +/-10% Industrial & Green VQFP44 Tray AT80C58X2zzz-3CSUV -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUV -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUV -5 to +/-10% Industrial & Green VQFP44 Tray TS87C58X2-MCA 5V ±10% Commercial PDIL40 Stick TS87C58X2-MCB 5V ±10% Commercial PLCC44 Stick	AT80C58X2zzz-3CSUM	-5 to +/-10%	Industrial & Green	PDIL40	Stick
AT80C58X2zzz-3CSUL -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUL -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUL -5 to +/-10% Industrial & Green VQFP44 Tray AT80C58X2zzz-3CSUV -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUV -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUV -5 to +/-10% Industrial & Green VQFP44 Tray TS87C58X2-MCA 5V ±10% Commercial PDIL40 Stick TS87C58X2-MCB 5V ±10% Commercial PLCC44 Stick	AT80C58X2zzz-SLSUM	-5 to +/-10%	Industrial & Green	PLCC44	Stick
AT80C58X2zzz-SLSUL -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUL -5 to +/-10% Industrial & Green VQFP44 Tray AT80C58X2zzz-3CSUV -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUV -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUV -5 to +/-10% Industrial & Green VQFP44 Tray TS87C58X2-MCA 5V ±10% Commercial PDIL40 Stick TS87C58X2-MCB 5V ±10% Commercial PLCC44 Stick	AT80C58X2zzz-RLTUM	-5 to +/-10%	Industrial & Green	VQFP44	Tray
AT80C58X2zzz-RLTUL -5 to +/-10% Industrial & Green VQFP44 Tray AT80C58X2zzz-3CSUV -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUV -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUV -5 to +/-10% Industrial & Green VQFP44 Tray TS87C58X2-MCA 5V ±10% Commercial PDIL40 Stick TS87C58X2-MCB 5V ±10% Commercial PLCC44 Stick	AT80C58X2zzz-3CSUL	-5 to +/-10%	Industrial & Green	PDIL40	Stick
AT80C58X2zzz-3CSUV -5 to +/-10% Industrial & Green PDIL40 Stick AT80C58X2zzz-SLSUV -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUV -5 to +/-10% Industrial & Green VQFP44 Tray TS87C58X2-MCA 5V ±10% Commercial PDIL40 Stick TS87C58X2-MCB 5V ±10% Commercial PLCC44 Stick	AT80C58X2zzz-SLSUL	-5 to +/-10%	Industrial & Green	PLCC44	Stick
AT80C58X2zzz-SLSUV -5 to +/-10% Industrial & Green PLCC44 Stick AT80C58X2zzz-RLTUV -5 to +/-10% Industrial & Green VQFP44 Tray TS87C58X2-MCA 5V ±10% Commercial PDIL40 Stick TS87C58X2-MCB 5V ±10% Commercial PLCC44 Stick	AT80C58X2zzz-RLTUL	-5 to +/-10%	Industrial & Green	VQFP44	Tray
AT80C58X2zzz-RLTUV -5 to +/-10% Industrial & Green VQFP44 Tray TS87C58X2-MCA 5V ±10% Commercial PDIL40 Stick TS87C58X2-MCB 5V ±10% Commercial PLCC44 Stick	AT80C58X2zzz-3CSUV	-5 to +/-10%	Industrial & Green	PDIL40	Stick
TS87C58X2-MCA 5V ±10% Commercial PDIL40 Stick TS87C58X2-MCB 5V ±10% Commercial PLCC44 Stick	AT80C58X2zzz-SLSUV	-5 to +/-10%	Industrial & Green	PLCC44	Stick
TS87C58X2-MCB 5V ±10% Commercial PLCC44 Stick	AT80C58X2zzz-RLTUV	-5 to +/-10%	Industrial & Green	VQFP44	Tray
TS87C58X2-MCB 5V ±10% Commercial PLCC44 Stick			•	•	
	TS87C58X2-MCA	5V ±10%	Commercial	PDIL40	Stick
TS87C58X2-MCC 5V ±10% Commercial PQFP44 Tray	TS87C58X2-MCB	5V ±10%	Commercial	PLCC44	Stick
	TS87C58X2-MCC	5V ±10%	Commercial	PQFP44	Tray



Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778

Fax: (852) 2721-9778

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests

www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically providedotherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2006. All rights reserved. Atmel[®], logo and combinations thereof, and Everywhere You Are[®] are the trademarks or registered trademark of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

