




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                   |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                            |
| Number of LABs/CLBs            | -                                                                                                                                                                 |
| Number of Logic Elements/Cells | 6060                                                                                                                                                              |
| Total RAM Bits                 | 719872                                                                                                                                                            |
| Number of I/O                  | 169                                                                                                                                                               |
| Number of Gates                | -                                                                                                                                                                 |
| Voltage - Supply               | 1.14V ~ 2.625V                                                                                                                                                    |
| Mounting Type                  | Surface Mount                                                                                                                                                     |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                                                   |
| Package / Case                 | 400-LFBGA                                                                                                                                                         |
| Supplier Device Package        | 400-VFBGA (17x17)                                                                                                                                                 |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m2gl005s-1vf400">https://www.e-xfl.com/product-detail/microchip-technology/m2gl005s-1vf400</a> |

- Added Table 244, page 94 and Table 256, page 99 (SAR 73971).
- Updated the SerDes Electrical and Timing AC and DC Characteristics, page 121 (SAR 71171).
- Added the DEVRST\_N Characteristics, page 116 (SAR 64100, 72103).
- Added Table 298, page 122 (SAR 71897).
- Updated Table 25, page 22, Table 26, page 23, and Table 27, page 23 (SAR 74570).
- Added 060 devices in Table 277, page 107, Table 278, page 108, and Table 279, page 108 (SAR 57898).
- Updated duty cycle parameter of crystal in Table 280, page 109 and Table 281, page 109 (SAR 57898).
- Added 32 KHz mode PLL acquisition time in Table 282, page 110 (SAR 68281).
- Updated Table 293, page 119 for 060 devices (SAR 57828).
- Updated Table 297, page 122 for CID value (SAR 70878).

## 1.4 Revision 8.0

The following is a summary of the changes in revision 8.0 of this document.

- Updated Table 11, page 12 (SAR 69218).
- Updated Table 12, page 13 (SAR 69218).
- Updated Table 283, page 111 (SAR 69000).

## 1.5 Revision 7.0

The following is a summary of the changes in revision 7.0 of this document.

- Updated Table 1, page 4 (SAR 68620).

## 1.6 Revision 6.0

The following is a summary of the changes in revision 6.0 of this document.

- Updated Table 5, page 7 (SAR 65949).
- Updated Table 9, page 10 (SAR 62995).
- Updated Table 123, page 47 and Table 133, page 49 (SAR 67210).
- Added Embedded NVM (eNVM) Characteristics, page 104 (SAR 52509).
- Updated Table 277, page 107 (SAR 64855).
- Updated Table 282, page 110 (SAR 65958 and SAR 56666).
- Added DDR Memory Interface Characteristics, page 120 (SAR 66223).
- Added SFP Transceiver Characteristics, page 120 (SAR 63105).
- Updated Table 302, page 123 and Table 309, page 129 (SAR 66314).

## 1.7 Revision 5.0

The following is a summary of the changes in revision 5.0 of this document.

- Updated Table 1, page 4.
- Updated Table 4, page 6 for  $T_J$  symbol information.
- Updated Table 5, page 7 (SAR 63109).
- Updated Table 9, page 10.
- Updated Table 282, page 110 (SAR 62012).
- Added Table 290, page 116 (SAR 64100).
- Added Table 306, page 128, Table 307, page 128 (SAR 50424).

## 1.8 Revision 4.0

The following is a summary of the changes in revision 4.0 of this document.

- Updated Table 1, page 4. Changed the Status of 090 devices to "Production" (SAR 62750).
- Updated Figure 10, page 70. Removed inverter bubble from DDR\_IN latch (SAR 61418).
- Updated SerDes Electrical and Timing AC and DC Characteristics, page 121 (SAR 62836).

## 2.3.4 Timing Model

This section describes timing model and timing parameters.

**Figure 2 • Timing Model**

The following table lists the timing model parameters in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 17 • Timing Model Parameters**

| Index | Symbol      | Description                                 | –1    | Unit | For More Information   |
|-------|-------------|---------------------------------------------|-------|------|------------------------|
| A     | $T_{PY}$    | Propagation delay of DDR3 receiver          | 1.605 | ns   | See Table 137, page 50 |
| B     | $T_{ICLKQ}$ | Clock-to-Q of the input data register       | 0.16  | ns   | See Table 221, page 71 |
|       | $T_{ISUD}$  | Setup time of the input data register       | 0.357 | ns   | See Table 221, page 71 |
| C     | $T_{RCKH}$  | Input high delay for global clock           | 1.53  | ns   | See Table 227, page 78 |
|       | $T_{RCKL}$  | Input low delay for global clock            | 0.897 | ns   | See Table 227, page 78 |
| D     | $T_{PY}$    | Input propagation delay of LVDS receiver    | 2.774 | ns   | See Table 167, page 56 |
| E     | $T_{DP}$    | Propagation delay of a three-input AND gate | 0.198 | ns   | See Table 223, page 76 |

### 2.3.5.7 2.5 V LVCMOS

LVCMOS 2.5 V is a general standard for 2.5 V applications and is supported in IGLOO2 FPGA and SmartFusion2 SoC FPGAs that are in compliance with the JEDEC specification JESD8-5A.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 38 • LVCMOS 2.5 V DC Recommended DC Operating Conditions**

| Parameter      | Symbol           | Min   | Typ | Max   | Unit |
|----------------|------------------|-------|-----|-------|------|
| Supply voltage | V <sub>DDI</sub> | 2.375 | 2.5 | 2.625 | V    |

**Table 39 • LVCMOS 2.5 V DC Input Voltage Specification**

| Parameter                                           | Symbol               | Min  | Max   | Unit |
|-----------------------------------------------------|----------------------|------|-------|------|
| DC input logic high (for MSIOD and DDRIO I/O banks) | V <sub>IH</sub> (DC) | 1.7  | 2.625 | V    |
| DC input logic high (for MSIO I/O bank)             | V <sub>IH</sub> (DC) | 1.7  | 3.45  | V    |
| DC input logic low                                  | V <sub>IL</sub> (DC) | −0.3 | 0.7   | V    |
| Input current high <sup>1</sup>                     | I <sub>IH</sub> (DC) |      |       |      |
| Input current low <sup>1</sup>                      | I <sub>IL</sub> (DC) |      |       |      |

1. See Table 24, page 22.

**Table 40 • LVCMOS 2.5 V DC Output Voltage Specification**

| Parameter            | Symbol                       | Min                    | Max | Unit |
|----------------------|------------------------------|------------------------|-----|------|
| DC output logic high | V <sub>OH</sub> <sup>1</sup> | V <sub>DDI</sub> − 0.4 | –   | V    |
| DC output logic low  | V <sub>OL</sub> <sup>2</sup> |                        | 0.4 | V    |

1. The VOH/VOL test points selected ensure compliance with LVCMOS 2.5 V JEDEC8-5A requirements.

**Table 41 • LVCMOS 2.5 V AC Minimum and Maximum Switching Speed**

| Parameter                              | Symbol           | Max | Unit | Conditions                                 |
|----------------------------------------|------------------|-----|------|--------------------------------------------|
| Maximum data rate (for DDRIO I/O bank) | D <sub>MAX</sub> | 400 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIO I/O bank)  | D <sub>MAX</sub> | 410 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIOD I/O bank) | D <sub>MAX</sub> | 420 | Mbps | AC loading: 17 pF load, maximum drive/slew |

**Table 42 • LVCMOS 2.5 V AC Calibrated Impedance Option**

| Parameter                                                         | Symbol               | Typ                    | Unit |
|-------------------------------------------------------------------|----------------------|------------------------|------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | R <sub>odt_cal</sub> | 75, 60, 50, 33, 25, 20 | Ω    |

**Table 46 • LVCMOS 2.5 V Transmitter Characteristics for DDRIO Bank (Output and Tristate Buffers)**  
(continued)

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
|                        |              | –1              | –Std  | –1              | –Std  | –1              | –Std  | –1                           | –Std  | –1                           | –Std  |      |
| 4 mA                   | Slow         | 3.095           | 3.641 | 2.705           | 3.182 | 3.088           | 3.633 | 4.738                        | 5.575 | 4.348                        | 5.116 | ns   |
|                        | Medium       | 2.825           | 3.324 | 2.488           | 2.927 | 2.823           | 3.321 | 4.492                        | 5.285 | 4.063                        | 4.781 | ns   |
|                        | Medium fast  | 2.701           | 3.178 | 2.384           | 2.804 | 2.698           | 3.173 | 4.364                        | 5.135 | 3.945                        | 4.642 | ns   |
|                        | Fast         | 2.69            | 3.165 | 2.377           | 2.796 | 2.687           | 3.161 | 4.359                        | 5.129 | 3.94                         | 4.636 | ns   |
| 6 mA                   | Slow         | 2.919           | 3.434 | 2.491           | 2.93  | 2.902           | 3.414 | 5.085                        | 5.983 | 4.674                        | 5.5   | ns   |
|                        | Medium       | 2.65            | 3.118 | 2.279           | 2.681 | 2.642           | 3.108 | 4.845                        | 5.701 | 4.375                        | 5.148 | ns   |
|                        | Medium fast  | 2.529           | 2.975 | 2.176           | 2.56  | 2.521           | 2.965 | 4.724                        | 5.558 | 4.259                        | 5.011 | ns   |
|                        | Fast         | 2.516           | 2.96  | 2.168           | 2.551 | 2.508           | 2.95  | 4.717                        | 5.55  | 4.251                        | 5.002 | ns   |
| 8 mA                   | Slow         | 2.863           | 3.368 | 2.427           | 2.855 | 2.844           | 3.346 | 5.196                        | 6.114 | 4.769                        | 5.612 | ns   |
|                        | Medium       | 2.599           | 3.058 | 2.217           | 2.608 | 2.59            | 3.047 | 4.952                        | 5.827 | 4.471                        | 5.261 | ns   |
|                        | Medium fast  | 2.483           | 2.921 | 2.114           | 2.487 | 2.473           | 2.91  | 4.832                        | 5.685 | 4.364                        | 5.134 | ns   |
|                        | Fast         | 2.467           | 2.902 | 2.106           | 2.478 | 2.457           | 2.89  | 4.826                        | 5.678 | 4.348                        | 5.116 | ns   |
| 12 mA                  | Slow         | 2.747           | 3.232 | 2.296           | 2.701 | 2.724           | 3.204 | 5.39                         | 6.342 | 4.938                        | 5.81  | ns   |
|                        | Medium       | 2.493           | 2.934 | 2.102           | 2.473 | 2.483           | 2.921 | 5.166                        | 6.078 | 4.65                         | 5.471 | ns   |
|                        | Medium fast  | 2.382           | 2.803 | 2.006           | 2.36  | 2.371           | 2.789 | 5.067                        | 5.962 | 4.546                        | 5.349 | ns   |
|                        | Fast         | 2.369           | 2.787 | 1.999           | 2.352 | 2.357           | 2.773 | 5.063                        | 5.958 | 4.538                        | 5.339 | ns   |
| 16 mA                  | Slow         | 2.677           | 3.149 | 2.213           | 2.604 | 2.649           | 3.116 | 5.575                        | 6.56  | 5.08                         | 5.977 | ns   |
|                        | Medium       | 2.432           | 2.862 | 2.028           | 2.386 | 2.421           | 2.848 | 5.372                        | 6.32  | 4.801                        | 5.649 | ns   |
|                        | Medium fast  | 2.324           | 2.734 | 1.937           | 2.278 | 2.311           | 2.718 | 5.297                        | 6.233 | 4.7                          | 5.531 | ns   |
|                        | Fast         | 2.313           | 2.721 | 1.929           | 2.269 | 2.3             | 2.706 | 5.296                        | 6.231 | 4.699                        | 5.529 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 47 • LVCMOS 2.5 V Transmitter Characteristics for MSIO Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
|                        |              | –1              | –Std  | –1              | –Std  | –1              | –Std  | –1                           | –Std  | –1                           | –Std  |      |
| 2 mA                   | Slow         | 3.48            | 4.095 | 3.855           | 4.534 | 3.785           | 4.453 | 2.12                         | 2.494 | 3.45                         | 4.059 | ns   |
| 4 mA                   | Slow         | 2.583           | 3.039 | 3.042           | 3.579 | 3.138           | 3.691 | 4.143                        | 4.874 | 4.687                        | 5.513 | ns   |
| 6 mA                   | Slow         | 2.392           | 2.815 | 2.669           | 3.139 | 2.82            | 3.317 | 4.909                        | 5.775 | 5.083                        | 5.98  | ns   |
| 8 mA                   | Slow         | 2.309           | 2.717 | 2.565           | 3.017 | 2.74            | 3.223 | 5.812                        | 6.837 | 5.523                        | 6.497 | ns   |
| 12 mA                  | Slow         | 2.333           | 2.745 | 2.437           | 2.867 | 2.626           | 3.089 | 6.131                        | 7.213 | 5.712                        | 6.72  | ns   |
| 16 mA                  | Slow         | 2.412           | 2.838 | 2.335           | 2.747 | 2.533           | 2.979 | 6.54                         | 7.694 | 6.007                        | 7.067 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 58 • LVCMOS 1.8 V Transmitter Characteristics for MSIO I/O Bank**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
|                        |              | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std  | -1                           | -Std  |      |
| 2 mA                   | Slow         | 3.441           | 4.047 | 4.165           | 4.9   | 4.413           | 5.192 | 4.891                        | 5.755 | 5.138                        | 6.044 | ns   |
| 4 mA                   | Slow         | 3.218           | 3.786 | 3.642           | 4.284 | 3.941           | 4.636 | 5.665                        | 6.665 | 5.568                        | 6.551 | ns   |
| 6 mA                   | Slow         | 3.141           | 3.694 | 3.501           | 4.118 | 3.823           | 4.498 | 6.587                        | 7.75  | 6.032                        | 7.096 | ns   |
| 8 mA                   | Slow         | 3.165           | 3.723 | 3.319           | 3.904 | 3.654           | 4.298 | 6.898                        | 8.115 | 6.216                        | 7.313 | ns   |
| 10 mA                  | Slow         | 3.202           | 3.767 | 3.278           | 3.857 | 3.616           | 4.254 | 7.25                         | 8.529 | 6.435                        | 7.571 | ns   |
| 12 mA                  | Slow         | 3.277           | 3.855 | 3.175           | 3.736 | 3.519           | 4.139 | 7.392                        | 8.697 | 6.538                        | 7.692 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 59 • LVCMOS 1.8 V Transmitter Characteristics for MSIOD I/O Bank**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
|                        |              | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std  | -1                           | -Std  |      |
| 2 mA                   | Slow         | 2.725           | 3.206 | 3.316           | 3.901 | 3.484           | 4.099 | 5.204                        | 6.123 | 4.997                        | 5.88  | ns   |
| 4 mA                   | Slow         | 2.242           | 2.638 | 2.777           | 3.267 | 2.947           | 3.466 | 5.729                        | 6.74  | 5.448                        | 6.41  | ns   |
| 6 mA                   | Slow         | 1.995           | 2.347 | 2.466           | 2.901 | 2.63            | 3.094 | 6.372                        | 7.496 | 5.987                        | 7.043 | ns   |
| 8 mA                   | Slow         | 2.001           | 2.354 | 2.44            | 2.87  | 2.6             | 3.058 | 6.633                        | 7.804 | 6.193                        | 7.286 | ns   |
| 10 mA                  | Slow         | 2.025           | 2.382 | 2.312           | 2.719 | 2.47            | 2.906 | 6.94                         | 8.165 | 6.412                        | 7.544 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

### 2.3.5.9 1.5 V LVCMOS

LVCMOS 1.5 is a general standard for 1.5 V applications and is supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs in compliance to the JEDEC specification JESD8-11A.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 60 • LVCMOS 1.5 V DC Recommended Operating Conditions**

| Parameter      | Symbol           | Min   | Typ | Max   | Unit |
|----------------|------------------|-------|-----|-------|------|
| Supply voltage | V <sub>DDI</sub> | 1.425 | 1.5 | 1.575 | V    |

**Table 61 • LVCMOS 1.5 V DC Input Voltage Specification**

| Parameter                                           | Symbol               | Min                     | Max                     | Unit |
|-----------------------------------------------------|----------------------|-------------------------|-------------------------|------|
| DC input logic high for (MSIOD and DDRIO I/O banks) | V <sub>IH</sub> (DC) | 0.65 × V <sub>DDI</sub> | 1.575                   | V    |
| DC input logic high (for MSIO I/O bank)             | V <sub>IH</sub> (DC) | 0.65 × V <sub>DDI</sub> | 3.45                    | V    |
| DC input logic low                                  | V <sub>IL</sub> (DC) | -0.3                    | 0.35 × V <sub>DDI</sub> | V    |
| Input current high <sup>1</sup>                     | I <sub>IH</sub> (DC) |                         |                         | –    |
| Input current low <sup>1</sup>                      | I <sub>IL</sub> (DC) |                         |                         | –    |

1. See Table 24, page 22.

**Table 70 • LVCMOS 1.5 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**  
(continued)

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
|                        |              | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std  | -1                           | -Std  |      |
| 6 mA                   | Slow         | 4.244           | 4.993 | 3.465           | 4.076 | 4.233           | 4.979 | 6.39                         | 7.518 | 5.736                        | 6.748 | ns   |
|                        | Medium       | 3.774           | 4.44  | 3.05            | 3.587 | 3.762           | 4.426 | 6.114                        | 7.193 | 5.397                        | 6.35  | ns   |
|                        | Medium fast  | 3.544           | 4.17  | 2.839           | 3.339 | 3.529           | 4.152 | 5.978                        | 7.033 | 5.27                         | 6.2   | ns   |
|                        | Fast         | 3.519           | 4.14  | 2.82            | 3.317 | 3.504           | 4.122 | 5.965                        | 7.017 | 5.259                        | 6.187 | ns   |
| 8 mA                   | Slow         | 4.099           | 4.823 | 3.311           | 3.894 | 4.087           | 4.807 | 6.584                        | 7.746 | 5.854                        | 6.888 | ns   |
|                        | Medium       | 3.656           | 4.301 | 2.927           | 3.443 | 3.642           | 4.284 | 6.311                        | 7.425 | 5.553                        | 6.533 | ns   |
|                        | Medium fast  | 3.437           | 4.044 | 2.731           | 3.213 | 3.42            | 4.023 | 6.182                        | 7.273 | 5.435                        | 6.394 | ns   |
|                        | Fast         | 3.41            | 4.012 | 2.715           | 3.193 | 3.393           | 3.991 | 6.178                        | 7.269 | 5.425                        | 6.383 | ns   |
| 10 mA                  | Slow         | 4.029           | 4.74  | 3.238           | 3.809 | 4.015           | 4.723 | 6.732                        | 7.921 | 5.965                        | 7.018 | ns   |
|                        | Medium       | 3.601           | 4.237 | 2.867           | 3.372 | 3.586           | 4.218 | 6.473                        | 7.615 | 5.669                        | 6.669 | ns   |
|                        | Medium fast  | 3.384           | 3.981 | 2.672           | 3.143 | 3.365           | 3.958 | 6.351                        | 7.471 | 5.55                         | 6.529 | ns   |
|                        | Fast         | 3.357           | 3.949 | 2.655           | 3.123 | 3.338           | 3.927 | 6.345                        | 7.464 | 5.54                         | 6.518 | ns   |
| 12 mA                  | Slow         | 3.974           | 4.675 | 3.196           | 3.759 | 3.958           | 4.656 | 6.842                        | 8.049 | 6.068                        | 7.139 | ns   |
|                        | Medium       | 3.55            | 4.176 | 2.827           | 3.326 | 3.534           | 4.157 | 6.584                        | 7.746 | 5.751                        | 6.766 | ns   |
|                        | Medium fast  | 3.345           | 3.935 | 2.638           | 3.103 | 3.325           | 3.911 | 6.488                        | 7.633 | 5.641                        | 6.637 | ns   |
|                        | Fast         | 3.316           | 3.902 | 2.621           | 3.083 | 3.297           | 3.878 | 6.486                        | 7.63  | 5.626                        | 6.619 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 71 • LVCMOS 1.5 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
|                        |              | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std  | -1                           | -Std  |      |
| 2 mA                   | Slow         | 4.423           | 5.203 | 5.397           | 6.35  | 5.686           | 6.69  | 5.609                        | 6.599 | 5.561                        | 6.542 | ns   |
| 4 mA                   | Slow         | 4.05            | 4.765 | 4.503           | 5.298 | 4.92            | 5.788 | 7.358                        | 8.657 | 6.525                        | 7.677 | ns   |
| 6 mA                   | Slow         | 4.081           | 4.801 | 4.259           | 5.012 | 4.699           | 5.528 | 7.659                        | 9.011 | 6.709                        | 7.893 | ns   |
| 8 mA                   | Slow         | 4.234           | 4.98  | 4.068           | 4.786 | 4.521           | 5.319 | 8.218                        | 9.668 | 7.05                         | 8.294 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

### 2.3.6.3 Stub-Series Terminated Logic 2.5 V (SSTL2)

SSTL2 Class I and Class II are supported in IGLOO2 and SmartFusion2 SoC FPGAs and also comply with reduced and full drive of double data rate (DDR) standards. IGLOO2 and SmartFusion2 SoC FPGA I/Os supports both standards for single-ended signaling and differential signaling for SSTL2. This standard requires a differential amplifier input buffer and a push-pull output buffer.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 103 • DDR1/SSTL2 DC Recommended Operating Conditions**

| Parameter               | Symbol    | Min   | Typ   | Max   | Unit |
|-------------------------|-----------|-------|-------|-------|------|
| Supply voltage          | $V_{DDI}$ | 2.375 | 2.5   | 2.625 | V    |
| Termination voltage     | $V_{TT}$  | 1.164 | 1.250 | 1.339 | V    |
| Input reference voltage | $V_{REF}$ | 1.164 | 1.250 | 1.339 | V    |

**Table 104 • DDR1/SSTL2 DC Input Voltage Specification**

| Parameter                       | Symbol        | Min              | Max              | Unit |
|---------------------------------|---------------|------------------|------------------|------|
| DC input logic high             | $V_{IH}$ (DC) | $V_{REF} + 0.15$ | 2.625            | V    |
| DC input logic low              | $V_{IL}$ (DC) | -0.3             | $V_{REF} - 0.15$ | V    |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |                  |                  |      |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |                  |                  |      |

1. See Table 24, page 22.

**Table 105 • DDR1/SSTL2 DC Output Voltage Specification**

| Parameter                                                                           | Symbol               | Min              | Max              | Unit |
|-------------------------------------------------------------------------------------|----------------------|------------------|------------------|------|
| <b>SSTL2 Class I (DDR Reduced Drive)</b>                                            |                      |                  |                  |      |
| DC output logic high                                                                | $V_{OH}$             | $V_{TT} + 0.608$ |                  | V    |
| DC output logic low                                                                 | $V_{OL}$             |                  | $V_{TT} - 0.608$ | V    |
| Output minimum source DC current                                                    | $I_{OH}$ at $V_{OH}$ | 8.1              |                  | mA   |
| Output minimum sink current                                                         | $I_{OL}$ at $V_{OL}$ | -8.1             |                  | mA   |
| <b>SSTL2 Class II (DDR Full Drive) – Applicable to MSIO and DDRIO I/O Bank Only</b> |                      |                  |                  |      |
| DC output logic high                                                                | $V_{OH}$             | $V_{TT} + 0.81$  |                  | V    |
| DC output logic low                                                                 | $V_{OL}$             |                  | $V_{TT} - 0.81$  | V    |
| Output minimum source DC current                                                    | $I_{OH}$ at $V_{OH}$ | 16.2             |                  | mA   |
| Output minimum sink current                                                         | $I_{OL}$ at $V_{OL}$ | -16.2            |                  | mA   |

**Table 106 • DDR1/SSTL2 DC Differential Voltage Specification**

| Parameter                     | Symbol        | Min | Unit |
|-------------------------------|---------------|-----|------|
| DC input differential voltage | $V_{ID}$ (DC) | 0.3 | V    |



**Table 122 • SSTL18 DC Differential Voltage Specification**

| Parameter                     | Symbol        | Min | Unit |
|-------------------------------|---------------|-----|------|
| DC input differential voltage | $V_{ID}$ (DC) | 0.3 | V    |

**Table 123 • SSTL18 AC Differential Voltage Specifications (Applicable to DDRIO Bank Only)**

| Parameter                           | Symbol          | Min                          | Max                          | Unit |
|-------------------------------------|-----------------|------------------------------|------------------------------|------|
| AC input differential voltage       | $V_{DIFF}$ (AC) | 0.5                          |                              | V    |
| AC differential cross point voltage | $V_x$ (AC)      | $0.5 \times V_{DDI} - 0.175$ | $0.5 \times V_{DDI} + 0.175$ | V    |

**Table 124 • SSTL18 Minimum and Maximum AC Switching Speed (Applicable to DDRIO Bank Only)**

| Parameter                              | Symbol    | Max | Unit | Conditions                          |
|----------------------------------------|-----------|-----|------|-------------------------------------|
| Maximum data rate (for DDRIO I/O bank) | $D_{MAX}$ | 667 | Mbps | AC loading: per JEDEC specification |

**Table 125 • SSTL18 AC Impedance Specifications (Applicable to DDRIO Bank Only)**

| Parameter                                                         | Symbol    | Typ         | Unit     | Conditions                        |
|-------------------------------------------------------------------|-----------|-------------|----------|-----------------------------------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | $R_{REF}$ | 20, 42      | $\Omega$ | Reference resistor = 150 $\Omega$ |
| Effective impedance value (ODT)                                   | $R_{TT}$  | 50, 75, 150 | $\Omega$ | Reference resistor = 150 $\Omega$ |

**Table 126 • SSTL18 AC Test Parameter Specifications (Applicable to DDRIO Bank Only)**

| Parameter                                                                        | Symbol      | Typ | Unit     |
|----------------------------------------------------------------------------------|-------------|-----|----------|
| Measuring/trip point for data path                                               | $V_{TRIP}$  | 0.9 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$   | 2K  | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$   | 5   | pF       |
| Reference resistance for data test path for SSTL18 Class I ( $T_{DP}$ )          | $RTT\_TEST$ | 50  | $\Omega$ |
| Reference resistance for data test path for SSTL18 Class II ( $T_{DP}$ )         | $RTT\_TEST$ | 25  | $\Omega$ |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$  | 5   | pF       |

**AC Switching Characteristics**

Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 1.71\text{ V}$

**Table 127 • DDR2/SSTL18 Receiver Characteristics for DDRIO I/O Bank with Fixed Code**

|                     |      | $T_{PY}$ |       | Unit |
|---------------------|------|----------|-------|------|
|                     |      | -1       | -Std  |      |
| Pseudo differential | None | 1.567    | 1.844 | ns   |
| True differential   | None | 1.588    | 1.869 | ns   |

**Table 131 • SSTL15 DC Output Voltage Specification (for DDRIO I/O Bank Only)**

| Parameter                                       | Symbol               | Min                  | Max                  | Unit |
|-------------------------------------------------|----------------------|----------------------|----------------------|------|
| <b>DDR3/SSTL15 Class I (DDR3 Reduced Drive)</b> |                      |                      |                      |      |
| DC output logic high                            | $V_{OH}$             | $0.8 \times V_{DDI}$ |                      | V    |
| DC output logic low                             | $V_{OL}$             |                      | $0.2 \times V_{DDI}$ | V    |
| Output minimum source DC current                | $I_{OH}$ at $V_{OH}$ | 6.5                  |                      | mA   |
| Output minimum sink current                     | $I_{OL}$ at $V_{OL}$ | -6.5                 |                      | mA   |
| <b>DDR3/SSTL15 Class II (DDR3 Full Drive)</b>   |                      |                      |                      |      |
| DC output logic high                            | $V_{OH}$             | $0.8 \times V_{DDI}$ |                      | V    |
| DC output logic low                             | $V_{OL}$             |                      | $0.2 \times V_{DDI}$ | V    |
| Output minimum source DC current                | $I_{OH}$ at $V_{OH}$ | 7.6                  |                      | mA   |
| Output minimum sink current                     | $I_{OL}$ at $V_{OL}$ | -7.6                 |                      | mA   |

**Table 132 • SSTL15 DC Differential Voltage Specification (for DDRIO I/O Bank Only)**

| Parameter                     | Symbol   | Min | Unit |
|-------------------------------|----------|-----|------|
| DC input differential voltage | $V_{ID}$ | 0.2 | V    |

**Note:** To meet JEDEC electrical compliance, use DDR3 full drive transmitter.

**Table 133 • SSTL15 AC SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only)**

| Parameter                           | Symbol          | Min                          | Max                          | Unit |
|-------------------------------------|-----------------|------------------------------|------------------------------|------|
| AC input differential voltage       | $V_{DIFF}$ (AC) | 0.3                          |                              | V    |
| AC differential cross point voltage | $V_x$ (AC)      | $0.5 \times V_{DDI} - 0.150$ | $0.5 \times V_{DDI} + 0.150$ | V    |

**Table 134 • SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only)**

| Parameter         | Symbol    | Max | Unit | Conditions                           |
|-------------------|-----------|-----|------|--------------------------------------|
| Maximum data rate | $D_{MAX}$ | 667 | Mbps | AC loading: per JEDEC specifications |

**Table 135 • SSTL15 AC Calibrated Impedance Option (for DDRIO I/O Bank Only)**

| Parameter                                    | Symbol    | Typ                 | Unit     | Conditions                        |
|----------------------------------------------|-----------|---------------------|----------|-----------------------------------|
| Supported output driver calibrated impedance | $R_{REF}$ | 34, 40              | $\Omega$ | Reference resistor = 240 $\Omega$ |
| Effective impedance value (ODT)              | $R_{TT}$  | 20, 30, 40, 60, 120 | $\Omega$ | Reference resistor = 240 $\Omega$ |

**Table 144 • LPDDR AC Differential Voltage Specifications (for DDRIO I/O Bank Only)**

| Parameter                           | Symbol     | Min                  | Max                  | Unit |
|-------------------------------------|------------|----------------------|----------------------|------|
| AC input differential voltage       | $V_{DIFF}$ | $0.6 \times V_{DDI}$ |                      | V    |
| AC differential cross point voltage | $V_x$      | $0.4 \times V_{DDI}$ | $0.6 \times V_{DDI}$ | V    |

**Table 145 • LPDDR AC Specifications (for DDRIO I/O Bank Only)**

| Parameter         | Symbol    | Max | Unit | Conditions                           |
|-------------------|-----------|-----|------|--------------------------------------|
| Maximum data rate | $D_{MAX}$ | 400 | Mbps | AC loading: per JEDEC specifications |

**Table 146 • LPDDR AC Calibrated Impedance Option (for DDRIO I/O Bank Only)**

| Parameter                                    | Symbol    | Typ         | Unit     | Conditions                        |
|----------------------------------------------|-----------|-------------|----------|-----------------------------------|
| Supported output driver calibrated impedance | $R_{REF}$ | 20, 42      | $\Omega$ | Reference resistor = 150 $\Omega$ |
| Effective impedance value (ODT)              | $R_{TT}$  | 50, 70, 150 | $\Omega$ | Reference resistor = 150 $\Omega$ |

**Table 147 • LPDDR AC Test Parameter Specifications (for DDRIO I/O Bank Only)**

| Parameter                                                                        | Symbol         | Typ | Unit     |
|----------------------------------------------------------------------------------|----------------|-----|----------|
| Measuring/trip point for data path                                               | $V_{TRIP}$     | 0.9 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$      | 2K  | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$      | 5   | pF       |
| Reference resistance for data test path for LPDDR ( $T_{DP}$ )                   | $R_{TT\_TEST}$ | 50  | $\Omega$ |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$     | 5   | $\Omega$ |

**AC Switching Characteristics**

Worst-case commercial conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ , worst-case  $V_{DDI}$ .

**Table 148 • LPDDR Receiver Characteristics for DDRIO I/O Bank with Fixed Codes**

|                          |      | $T_{PY}$ |       | Unit |
|--------------------------|------|----------|-------|------|
| On-Die Termination (ODT) |      | -1       | -Std  |      |
| Pseudo differential      | None | 1.568    | 1.845 | ns   |
| True differential        | None | 1.588    | 1.869 | ns   |

**Table 149 • LPDDR Reduced Drive for DDRIO I/O Bank (Output and Tristate Buffers)**

|              | $T_{DP}$ |       | $T_{ENZL}$ |       | $T_{ENZH}$ |       | $T_{ENHZ}$ |       | $T_{ENLZ}$ |       | Unit |
|--------------|----------|-------|------------|-------|------------|-------|------------|-------|------------|-------|------|
|              | -1       | -Std  | -1         | -Std  | -1         | -Std  | -1         | -Std  | -1         | -Std  |      |
| Single-ended | 2.383    | 2.804 | 2.23       | 2.623 | 2.229      | 2.622 | 2.202      | 2.591 | 2.201      | 2.59  | ns   |
| Differential | 2.396    | 2.819 | 2.764      | 3.252 | 2.764      | 3.252 | 2.255      | 2.653 | 2.255      | 2.653 | ns   |

**Table 150 • LPDDR Full Drive for DDRIO I/O Bank (Output and Tristate Buffers)**

|              | $T_{DP}$ |       | $T_{ENZL}$ |       | $T_{ENZH}$ |       | $T_{ENHZ}$ |       | $T_{ENLZ}$ |       | Unit |
|--------------|----------|-------|------------|-------|------------|-------|------------|-------|------------|-------|------|
|              | -1       | -Std  | -1         | -Std  | -1         | -Std  | -1         | -Std  | -1         | -Std  |      |
| Single-ended | 2.281    | 2.683 | 2.196      | 2.584 | 2.195      | 2.583 | 2.171      | 2.555 | 2.17       | 2.554 | ns   |
| Differential | 2.298    | 2.703 | 2.288      | 2.692 | 2.288      | 2.692 | 2.593      | 3.051 | 2.593      | 3.051 | ns   |

**Minimum and Maximum DC/AC Input and Output Levels Specification using LPDDR-LVCMOS 1.8 V Mode**

**Table 151 • LPDDR-LVCMOS 1.8 V Mode Recommended DC Operating Conditions**

| Parameter      | Symbol    | Min   | Typ | Max  | Unit |
|----------------|-----------|-------|-----|------|------|
| Supply voltage | $V_{DDI}$ | 1.710 | 1.8 | 1.89 | V    |

**Table 152 • LPDDR-LVCMOS 1.8 V Mode DC Input Voltage Specification**

| Parameter                                           | Symbol        | Min                   | Max                   | Unit |
|-----------------------------------------------------|---------------|-----------------------|-----------------------|------|
| DC input logic high (for MSIOD and DDRIO I/O banks) | $V_{IH}$ (DC) | $0.65 \times V_{DDI}$ | 1.89                  | V    |
| DC input logic high (for MSIO I/O bank)             | $V_{IH}$ (DC) | $0.65 \times V_{DDI}$ | 3.45                  | V    |
| DC input logic low                                  | $V_{IL}$ (DC) | -0.3                  | $0.35 \times V_{DDI}$ | V    |
| Input current high <sup>1</sup>                     | $I_{IH}$ (DC) |                       |                       |      |
| Input current low <sup>1</sup>                      | $I_{IL}$ (DC) |                       |                       |      |

1. See Table 24, page 22.

**Table 153 • LPDDR-LVCMOS 1.8 V Mode DC Output Voltage Specification**

| Parameter            | Symbol   | Min              | Max  | Unit |
|----------------------|----------|------------------|------|------|
| DC output logic high | $V_{OH}$ | $V_{DDI} - 0.45$ |      | V    |
| DC output logic low  | $V_{OL}$ |                  | 0.45 | V    |

**Table 154 • LPDDR-LVCMOS 1.8 V Minimum and Maximum AC Switching Speeds**

| Parameter                              | Symbol    | Max | Unit | Conditions                                           |
|----------------------------------------|-----------|-----|------|------------------------------------------------------|
| Maximum data rate (for DDRIO I/O bank) | $D_{MAX}$ | 400 | Mbps | AC loading: 17pf load, 8 ma drive and above/all slew |

**Table 155 • LPDDR-LVCMOS 1.8 V Calibrated Impedance Option**

| Parameter                                                         | Symbol   | Typ                    | Unit     |
|-------------------------------------------------------------------|----------|------------------------|----------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | RODT_CAL | 75, 60, 50, 33, 25, 20 | $\Omega$ |

### 2.3.7.2 B-LVDS

Bus LVDS (B-LVDS) specifications extend the existing LVDS standard to high-performance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers, and transceivers.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 173 • B-LVDS Recommended DC Operating Conditions**

| Parameter      | Symbol    | Min   | Typ | Max   | Unit |
|----------------|-----------|-------|-----|-------|------|
| Supply voltage | $V_{DDI}$ | 2.375 | 2.5 | 2.625 | V    |

**Table 174 • B-LVDS DC Input Voltage Specification**

| Parameter                       | Symbol        | Min | Max   | Unit |
|---------------------------------|---------------|-----|-------|------|
| DC input voltage                | $V_I$         | 0   | 2.925 | V    |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |     |       |      |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |     |       |      |

1. See Table 24, page 22.

**Table 175 • B-LVDS DC Output Voltage Specification (for MSIO I/O Bank Only)**

| Parameter            | Symbol   | Min  | Typ   | Max  | Unit |
|----------------------|----------|------|-------|------|------|
| DC output logic high | $V_{OH}$ | 1.25 | 1.425 | 1.6  | V    |
| DC output logic low  | $V_{OL}$ | 0.9  | 1.075 | 1.25 | V    |

**Table 176 • B-LVDS DC Differential Voltage Specification**

| Parameter                                                  | Symbol    | Min  | Max       | Unit |
|------------------------------------------------------------|-----------|------|-----------|------|
| Differential output voltage swing (for MSIO I/O bank only) | $V_{OD}$  | 65   | 460       | mV   |
| Output common mode voltage (for MSIO I/O bank only)        | $V_{OCM}$ | 1.1  | 1.5       | V    |
| Input common mode voltage                                  | $V_{ICM}$ | 0.05 | 2.4       | V    |
| Input differential voltage                                 | $V_{ID}$  | 0.1  | $V_{DDI}$ | V    |

**Table 177 • B-LVDS Minimum and Maximum AC Switching Speed**

| Parameter                             | Symbol    | Max | Unit | Conditions                                        |
|---------------------------------------|-----------|-----|------|---------------------------------------------------|
| Maximum data rate (for MSIO I/O bank) | $D_{MAX}$ | 500 | Mbps | AC loading: 2 pF / 100 $\Omega$ differential load |


**Table 178 • B-LVDS AC Impedance Specifications**

| Parameter              | Symbol | Typ | Unit     |
|------------------------|--------|-----|----------|
| Termination resistance | $R_T$  | 27  | $\Omega$ |

**Table 179 • B-LVDS AC Test Parameter Specifications**

| Parameter                                                                        | Symbol     | Typ         | Unit     |
|----------------------------------------------------------------------------------|------------|-------------|----------|
| Measuring/trip point for data path                                               | $V_{TRIP}$ | Cross point | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K          | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5           | pF       |

**Figure 13 • Output DDR Timing Diagram**



### 2.3.9.5 Timing Characteristics

The following table lists the output DDR propagation delays in worst commercial-case conditions when  $T_J = 85\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 222 • Output DDR Propagation Delays**

| Symbol                 | Description                                    | Measuring Nodes<br>(from, to) | –1    | –Std  | Unit |
|------------------------|------------------------------------------------|-------------------------------|-------|-------|------|
| T <sub>DDROCLKQ</sub>  | Clock-to-out of DDR for output DDR             | E, G                          | 0.263 | 0.309 | ns   |
| T <sub>DDROSUDF</sub>  | Data_F data setup for output DDR               | F, E                          | 0.143 | 0.168 | ns   |
| T <sub>DDROSUDR</sub>  | Data_R data setup for output DDR               | A, E                          | 0.19  | 0.223 | ns   |
| T <sub>DDROHDF</sub>   | Data_F data hold for output DDR                | F, E                          | 0     | 0     | ns   |
| T <sub>DDROHDR</sub>   | Data_R data hold for output DDR                | A, E                          | 0     | 0     | ns   |
| T <sub>DDROSUE</sub>   | Enable setup for input DDR                     | B, E                          | 0.419 | 0.493 | ns   |
| T <sub>DDROHE</sub>    | Enable hold for input DDR                      | B, E                          | 0     | 0     | ns   |
| T <sub>DDROSUSLN</sub> | Synchronous load setup for input DDR           | D, E                          | 0.196 | 0.231 | ns   |
| T <sub>DDROHSLN</sub>  | Synchronous load hold for input DDR            | D, E                          | 0     | 0     | ns   |
| T <sub>DDROAL2Q</sub>  | Asynchronous load-to-out for output DDR        | C, G                          | 0.528 | 0.621 | ns   |
| T <sub>DDROREMA</sub>  | Asynchronous load removal time for output DDR  | C, E                          | 0     | 0     | ns   |
| T <sub>DDRORECA</sub>  | Asynchronous load recovery time for output DDR | C, E                          | 0.034 | 0.04  | ns   |

**Table 243 •  $\mu$ SRAM (RAM1024x1) in 1024  $\times$  1 Mode (continued)**

| Parameter                                                                             | Symbol         | –1    |      | –Std  |      | Unit |
|---------------------------------------------------------------------------------------|----------------|-------|------|-------|------|------|
|                                                                                       |                | Min   | Max  | Min   | Max  |      |
| Read asynchronous reset recovery time (pipelined clock)                               | $T_{RSTREC}$   | 0.507 |      | 0.597 |      | ns   |
| Read asynchronous reset recovery time (non-pipelined clock)                           |                | 0.236 |      | 0.278 |      | ns   |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | $T_{R2Q}$      |       | 0.83 |       | 0.98 | ns   |
| Read synchronous reset setup time                                                     | $T_{SRSTSU}$   | 0.271 |      | 0.319 |      | ns   |
| Read synchronous reset hold time                                                      | $T_{SRSTHD}$   | 0.061 |      | 0.071 |      | ns   |
| Write clock period                                                                    | $T_{CCY}$      | 4     |      | 4     |      | ns   |
| Write clock minimum pulse width high                                                  | $T_{CCLKMPWH}$ | 1.8   |      | 1.8   |      | ns   |
| Write clock minimum pulse width low                                                   | $T_{CCLKMPWL}$ | 1.8   |      | 1.8   |      | ns   |
| Write block setup time                                                                | $T_{BLKCSU}$   | 0.404 |      | 0.476 |      | ns   |
| Write block hold time                                                                 | $T_{BLKCHD}$   | 0.007 |      | 0.008 |      | ns   |
| Write input data setup time                                                           | $T_{DINCSU}$   | 0.003 |      | 0.004 |      | ns   |
| Write input data hold time                                                            | $T_{DINCHD}$   | 0.137 |      | 0.161 |      | ns   |
| Write address setup time                                                              | $T_{ADDRCSU}$  | 0.088 |      | 0.104 |      | ns   |
| Write address hold time                                                               | $T_{ADDRCHD}$  | 0.247 |      | 0.29  |      | ns   |
| Write enable setup time                                                               | $T_{WECSU}$    | 0.397 |      | 0.467 |      | ns   |
| Write enable hold time                                                                | $T_{WECHD}$    | –0.03 |      | –0.03 |      | ns   |
| Maximum frequency                                                                     | $F_{MAX}$      |       | 250  |       | 250  | MHz  |

### 2.3.13 Programming Times

The following tables list the programming times in typical conditions when  $T_J = 25\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.2\text{ V}$ . External SPI flash part# AT25DF641-s3H is used during this measurement.

**Table 244 • JTAG Programming (Fabric Only)**

| M2S/M2GL |                  |         |        |      |
|----------|------------------|---------|--------|------|
| Device   | Image size Bytes | Program | Verify | Unit |
| 005      | 302672           | 22      | 10     | Sec  |
| 010      | 568784           | 28      | 18     | Sec  |
| 025      | 1223504          | 51      | 26     | Sec  |
| 050      | 2424832          | 66      | 54     | Sec  |
| 060      | 2418896          | 77      | 54     | Sec  |
| 090      | 3645968          | 113     | 126    | Sec  |
| 150      | 6139184          | 155     | 193    | Sec  |

**Table 262 • SmartFusion2 Cortex-M3 ISP Programming (Fabric Only)**

| <b>M2S/M2GL Device</b> | <b>Image size Bytes</b> | <b>Authenticate</b> | <b>Program</b> | <b>Verify</b> | <b>Unit</b> |
|------------------------|-------------------------|---------------------|----------------|---------------|-------------|
| 005                    | 302672                  | 6                   | 41             | 8             | Sec         |
| 010                    | 568784                  | 10                  | 48             | 14            | Sec         |
| 025                    | 1223504                 | 21                  | 61             | 29            | Sec         |
| 050                    | 2424832                 | 39                  | 82             | 50            | Sec         |
| 060                    | 2418896                 | 44                  | 87             | 54            | Sec         |
| 090                    | 3645968                 | 66                  | 112            | 79            | Sec         |
| 150                    | 6139184                 | 108                 | 162            | 128           | Sec         |

**Table 263 • SmartFusion2 Cortex-M3 ISP Programming (eNVM Only)**

| <b>M2S/M2GL Device</b> | <b>Image size Bytes</b> | <b>Authenticate</b> | <b>Program</b> | <b>Verify</b> | <b>Unit</b> |
|------------------------|-------------------------|---------------------|----------------|---------------|-------------|
| 005                    | 137536                  | 3                   | 64             | 4             | Sec         |
| 010                    | 274816                  | 4                   | 104            | 7             | Sec         |
| 025                    | 274816                  | 4                   | 104            | 8             | Sec         |
| 050                    | 2,78,528                | 4                   | 102            | 8             | Sec         |
| 060                    | 268480                  | 6                   | 102            | 8             | Sec         |
| 090                    | 544496                  | 10                  | 179            | 15            | Sec         |
| 150                    | 544496                  | 10                  | 180            | 15            | Sec         |

**Table 264 • SmartFusion2 Cortex-M3 ISP Programming (Fabric and eNVM)**

| <b>M2S/M2GL Device</b> | <b>Image size Bytes</b> | <b>Authenticate</b> | <b>Program</b> | <b>Verify</b> | <b>Unit</b> |
|------------------------|-------------------------|---------------------|----------------|---------------|-------------|
| 005                    | 439296                  | 9                   | 83             | 11            | Sec         |
| 010                    | 842688                  | 15                  | 129            | 21            | Sec         |
| 025                    | 1497408                 | 26                  | 143            | 35            | Sec         |
| 050                    | 2695168                 | 43                  | 163            | 55            | Sec         |
| 060                    | 2686464                 | 48                  | 165            | 60            | Sec         |
| 090                    | 4190208                 | 75                  | 266            | 91            | Sec         |
| 150                    | 6682768                 | 117                 | 318            | 141           | Sec         |



### 2.3.31.2 SmartFusion2 Inter-Integrated Circuit (I<sup>2</sup>C) Characteristics

This section describes the DC and switching of the I<sup>2</sup>C interface. Unless otherwise noted, all output characteristics given are for a 100 pF load on the pins. For timing parameter definitions, see Figure 21, page 125.

The following table lists the I<sup>2</sup>C characteristics in worst-case industrial conditions when  $T_J = 100\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$

**Table 303 • I<sup>2</sup>C Characteristics**

| Parameter                                                                               | Symbol                | Min                   | Typ    | Max    | Unit          | Conditions                                                                                                                        |
|-----------------------------------------------------------------------------------------|-----------------------|-----------------------|--------|--------|---------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Input low voltage                                                                       | $V_{IL}$              | -0.3                  |        | 0.8    | V             | See Single-Ended I/O Standards, page 24 for more information. I/O standard used for illustration: MSIO bank-LVTTL 8 mA low drive. |
| Input high voltage                                                                      | $V_{IH}$              | 2                     |        | 3.45   | V             | See Single-Ended I/O Standards, page 24 for more information. I/O standard used for illustration: MSIO bank-LVTTL 8 mA low drive. |
| Hysteresis of schmitt triggered inputs for $V_{DDI} > 2\text{ V}$                       | $V_{HYS}$             | $0.05 \times V_{DDI}$ |        |        | V             | See Table 28, page 23 for more information.                                                                                       |
| Input current high                                                                      | $I_{IL}$              |                       |        | 10     | $\mu\text{A}$ | See Single-Ended I/O Standards, page 24 for more information.                                                                     |
| Input current low                                                                       | $I_{IH}$              |                       |        | 10     | $\mu\text{A}$ | See Single-Ended I/O Standards, page 24 for more information.                                                                     |
| Input rise time                                                                         | $T_{ir}$              |                       |        | 1000   | ns            | Standard mode                                                                                                                     |
|                                                                                         |                       |                       |        | 300    | ns            | Fast mode                                                                                                                         |
| Input fall time                                                                         | $T_{if}$              |                       |        | 300    | ns            | Standard mode                                                                                                                     |
|                                                                                         |                       |                       |        | 300    | ns            | Fast mode                                                                                                                         |
| Maximum output voltage low (open drain) at 3 mA sink current for $V_{DDI} > 2\text{ V}$ | $V_{OL}$              |                       |        | 0.4    | V             | See Single-Ended I/O Standards, page 24 for more information. I/O standard used for illustration: MSIO bank-LVTTL 8 mA low drive. |
| Pin capacitance                                                                         | $C_{in}$              |                       |        | 10     | pF            | $V_{IN} = 0$ , $f = 1.0\text{ MHz}$                                                                                               |
| Output fall time from $V_{IHMin}$ to $V_{ILMax}^1$                                      | $t_{OF}^1$            |                       | 21.04  |        | ns            | $V_{IHmin}$ to $V_{ILMax}$ , $C_{LOAD} = 400\text{ pF}$                                                                           |
|                                                                                         |                       |                       | 5.556  |        | ns            | $V_{IHmin}$ to $V_{ILMax}$ , $C_{LOAD} = 100\text{ pF}$                                                                           |
| Output rise time from $V_{ILMax}$ to $V_{IHMin}^1$                                      | $t_{OR}^1$            |                       | 19.887 |        | ns            | $V_{ILMax}$ to $V_{IHmin}$ , $C_{LOAD} = 400\text{ pF}$                                                                           |
|                                                                                         |                       |                       | 5.218  |        | ns            | $V_{ILMax}$ to $V_{IHmin}$ , $C_{LOAD} = 100\text{ pF}$                                                                           |
| Output buffer maximum pull-down resistance <sup>2, 3</sup>                              | $R_{pull-up}^{2,3}$   |                       |        | 50     | $\Omega$      |                                                                                                                                   |
| Output buffer maximum pull-up resistance <sup>2, 4</sup>                                | $R_{pull-down}^{2,4}$ |                       |        | 131.25 | $\Omega$      |                                                                                                                                   |

### 2.3.31.3 Serial Peripheral Interface (SPI) Characteristics

This section describes the DC and switching of the SPI interface. Unless otherwise noted, all output characteristics given are for a 35 pF load on the pins and all sequential timing characteristics are related to SPI\_x\_CLK. For timing parameter definitions, see Figure 22, page 128.

The following table lists the SPI characteristics in worst-case industrial conditions when  $T_J = 100\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$


**Table 305 • SPI Characteristics for All Devices**

| Symbol  | Description                                                                | Min   | Typ  | Max | Unit | Conditions                                                                                                        |
|---------|----------------------------------------------------------------------------|-------|------|-----|------|-------------------------------------------------------------------------------------------------------------------|
| SPIFMAX | Maximum operating frequency of SPI interface                               |       |      | 20  | MHz  |                                                                                                                   |
| sp1     | SPI_[0 1]_CLK minimum period                                               |       |      |     |      |                                                                                                                   |
|         | SPI_[0 1]_CLK = PCLK/2                                                     | 12    |      |     | ns   |                                                                                                                   |
|         | SPI_[0 1]_CLK = PCLK/4                                                     | 24.1  |      |     | ns   |                                                                                                                   |
|         | SPI_[0 1]_CLK = PCLK/8                                                     | 48.2  |      |     | ns   |                                                                                                                   |
|         | SPI_[0 1]_CLK = PCLK/16                                                    | 0.1   |      |     | μs   |                                                                                                                   |
|         | SPI_[0 1]_CLK = PCLK/32                                                    | 0.19  |      |     | μs   |                                                                                                                   |
|         | SPI_[0 1]_CLK = PCLK/64                                                    | 0.39  |      |     | μs   |                                                                                                                   |
|         | SPI_[0 1]_CLK = PCLK/128                                                   | 0.77  |      |     | μs   |                                                                                                                   |
| sp2     | SPI_[0 1]_CLK minimum pulse width high                                     |       |      |     |      |                                                                                                                   |
|         | SPI_[0 1]_CLK = PCLK/2                                                     | 6     |      |     | ns   |                                                                                                                   |
|         | SPI_[0 1]_CLK = PCLK/4                                                     | 12.05 |      |     | ns   |                                                                                                                   |
|         | SPI_[0 1]_CLK = PCLK/8                                                     | 24.1  |      |     | ns   |                                                                                                                   |
|         | SPI_[0 1]_CLK = PCLK/16                                                    | 0.05  |      |     | μs   |                                                                                                                   |
|         | SPI_[0 1]_CLK = PCLK/32                                                    | 0.095 |      |     | μs   |                                                                                                                   |
|         | SPI_[0 1]_CLK = PCLK/64                                                    | 0.195 |      |     | μs   |                                                                                                                   |
|         | SPI_[0 1]_CLK = PCLK/128                                                   | 0.385 |      |     | μs   |                                                                                                                   |
| sp3     | SPI_[0 1]_CLK minimum pulse width low                                      |       |      |     |      |                                                                                                                   |
|         | SPI_[0 1]_CLK = PCLK/2                                                     | 6     |      |     | ns   |                                                                                                                   |
|         | SPI_[0 1]_CLK = PCLK/4                                                     | 12.05 |      |     | ns   |                                                                                                                   |
|         | SPI_[0 1]_CLK = PCLK/8                                                     | 24.1  |      |     | ns   |                                                                                                                   |
|         | SPI_[0 1]_CLK = PCLK/16                                                    | 0.05  |      |     | μs   |                                                                                                                   |
|         | SPI_[0 1]_CLK = PCLK/32                                                    | 0.095 |      |     | μs   |                                                                                                                   |
|         | SPI_[0 1]_CLK = PCLK/64                                                    | 0.195 |      |     | μs   |                                                                                                                   |
|         | SPI_[0 1]_CLK = PCLK/128                                                   | 0.385 |      |     | μs   |                                                                                                                   |
| sp4     | SPI_[0 1]_CLK, SPI_[0 1]_DO, SPI_[0 1]_SS rise time (10%–90%) <sup>1</sup> |       | 2.77 |     | ns   | I/O Configuration:<br>LVCMOS 2.5 V–<br>8 mA<br>AC loading: 35 pF<br>Test conditions:<br>Typical voltage,<br>25 °C |

**Table 305 • SPI Characteristics for All Devices (continued)**

| Symbol                                                                   | Description                                                                       | Min                            | Typ   | Max | Unit | Conditions                                                                                                   |
|--------------------------------------------------------------------------|-----------------------------------------------------------------------------------|--------------------------------|-------|-----|------|--------------------------------------------------------------------------------------------------------------|
| sp5                                                                      | SPI_[0 1]_CLK, SPI_[0 1]_DO,<br>SPI_[0 1]_SS fall time (10%–<br>90%) <sup>1</sup> |                                | 2.906 |     | ns   | IO Configuration:<br>LVCMOS 2.5 V-8 mA<br>AC Loading: 35 pF<br>Test Conditions:<br>Typical Voltage,<br>25 °C |
| SPI master configuration (applicable for 005, 010, 025, and 050 devices) |                                                                                   |                                |       |     |      |                                                                                                              |
| sp6m                                                                     | SPI_[0 1]_DO setup time <sup>2</sup>                                              | (SPI_x_CLK_period/2) – 8.0     |       |     | ns   |                                                                                                              |
| sp7m                                                                     | SPI_[0 1]_DO hold time <sup>2</sup>                                               | (SPI_x_CLK_period/2) – 2.5     |       |     | ns   |                                                                                                              |
| sp8m                                                                     | SPI_[0 1]_DI setup time <sup>2</sup>                                              | 12                             |       |     | ns   |                                                                                                              |
| sp9m                                                                     | SPI_[0 1]_DI hold time <sup>2</sup>                                               | 2.5                            |       |     | ns   |                                                                                                              |
| SPI slave configuration (applicable for 005, 010, 025, and 050 devices)  |                                                                                   |                                |       |     |      |                                                                                                              |
| sp6s                                                                     | SPI_[0 1]_DO setup time <sup>2</sup>                                              | (SPI_x_CLK_period/2) –<br>17.0 |       |     | ns   |                                                                                                              |
| sp7s                                                                     | SPI_[0 1]_DO hold time <sup>2</sup>                                               | (SPI_x_CLK_period/2) + 3.0     |       |     | ns   |                                                                                                              |
| sp8s                                                                     | SPI_[0 1]_DI setup time <sup>2</sup>                                              | 2                              |       |     | ns   |                                                                                                              |
| sp9s                                                                     | SPI_[0 1]_DI hold time <sup>2</sup>                                               | 7                              |       |     | ns   |                                                                                                              |
| SPI master configuration (applicable for 060, 090, and 150 devices)      |                                                                                   |                                |       |     |      |                                                                                                              |
| sp6m                                                                     | SPI_[0 1]_DO setup time <sup>2</sup>                                              | (SPI_x_CLK_period/2) – 7.0     |       |     | ns   |                                                                                                              |
| sp7m                                                                     | SPI_[0 1]_DO hold time <sup>2</sup>                                               | (SPI_x_CLK_period/2) – 9.5     |       |     | ns   |                                                                                                              |
| sp8m                                                                     | SPI_[0 1]_DI setup time <sup>2</sup>                                              | 15                             |       |     | ns   |                                                                                                              |
| sp9m                                                                     | SPI_[0 1]_DI hold time <sup>2</sup>                                               | –2.5                           |       |     | ns   |                                                                                                              |
| SPI slave configuration (applicable for 060, 090, and 150 devices)       |                                                                                   |                                |       |     |      |                                                                                                              |
| sp6s                                                                     | SPI_[0 1]_DO setup time <sup>2</sup>                                              | (SPI_x_CLK_period/2) –<br>16.0 |       |     | ns   |                                                                                                              |
| sp7s                                                                     | SPI_[0 1]_DO hold time <sup>2</sup>                                               | (SPI_x_CLK_period/2) – 3.5     |       |     | ns   |                                                                                                              |
| sp8s                                                                     | SPI_[0 1]_DI setup time <sup>2</sup>                                              | 3                              |       |     | ns   |                                                                                                              |
| sp9s                                                                     | SPI_[0 1]_DI hold time <sup>2</sup>                                               | 2.5                            |       |     | ns   |                                                                                                              |

1. For specific Rise/Fall Times board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Microsemi SoC Products Group website: <http://www.microsemi.com/soc/download/ibis/default.aspx>.
2. For allowable pclk configurations, see Serial Peripheral Interface Controller section in the *UG0331: SmartFusion2 Microcontroller Subsystem User Guide*.

**Figure 22 • SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1)**

## 2.3.32 CAN Controller Characteristics

The following table lists the CAN controller characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 306 • CAN Controller Characteristics**

| Parameter               | Description                                      | –1   | –Std | Unit |
|-------------------------|--------------------------------------------------|------|------|------|
| FCANREFCLK <sup>1</sup> | Internally sourced CAN reference clock frequency | 160  | 136  | MHz  |
| BAUDCANMAX              | Maximum CAN performance baud rate                | 1    | 1    | Mbps |
| BAUDCANMIN              | Minimum CAN performance baud rate                | 0.05 | 0.05 | Mbps |

1. PCLK to CAN controller must be a multiple of 8 MHz.

## 2.3.33 USB Characteristics

The following table lists the USB characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 307 • USB Characteristics**

| Parameter  | Description                                      | –1    | –Std  | Unit |
|------------|--------------------------------------------------|-------|-------|------|
| FUSBREFCLK | Internally sourced USB reference clock frequency | 166   | 142   | MHz  |
| TUSBCLK    | USB clock period                                 | 16.66 | 16.66 | ns   |
| TUSBPD     | Clock to USB data propagation delay              | 9.0   | 9.0   | ns   |
| TUSBSU     | Setup time for USB data                          | 6.0   | 6.0   | ns   |
| TUSBHD     | Hold time for USB data                           | 0     | 0     | ns   |

## 2.3.34 MMUART Characteristics

The following table lists the MMUART characteristics in worst-case industrial conditions when  $T_J = 100\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 308 • MMUART Characteristics**

| Parameter       | Description                                          | –1     | –Std  | Unit |
|-----------------|------------------------------------------------------|--------|-------|------|
| FMMUART_REF_CLK | Internally sourced MMUART reference clock frequency. | 166    | 142   | MHz  |
| BAUDMMUARTTx    | Maximum transmit baud rate                           | 10.375 | 8.875 | Mbps |
| BAUDMMUARTRx    | Maximum receive baud rate                            | 10.375 | 8.875 | Mbps |

## 2.3.35 IGLOO2 Specifications

### 2.3.35.1 HPMS Clock Frequency

The following table lists the maximum frequency for HPMS main clock in worst-case industrial conditions when  $T_J = 100\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 309 • Maximum Frequency for HPMS Main Clock**

| Symbol   | Description                               | –1  | –Std | Unit |
|----------|-------------------------------------------|-----|------|------|
| HPMS_CLK | Maximum frequency for the HPMS main clock | 166 | 142  | MHz  |

### 2.3.35.2 IGLOO2 Serial Peripheral Interface (SPI) Characteristics

This section describes the DC and switching of the SPI interface. Unless otherwise noted, all output characteristics given are for a 35 pF load on the pins and all sequential timing characteristics are related to SPI\_0\_CLK. For timing parameter definitions, see Figure 23, page 131.

The following table lists the SPI characteristics in worst-case industrial conditions when  $T_J = 100\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 310 • SPI Characteristics for All Devices**

| Symbol  | Description                                  | Min  | Typ | Max | Unit | Conditions |
|---------|----------------------------------------------|------|-----|-----|------|------------|
| SPIFMAX | Maximum operating frequency of SPI interface |      |     | 20  | MHz  |            |
| sp1     | SPI_[0 1]_CLK minimum period                 |      |     |     |      |            |
|         | SPI_[0 1]_CLK = PCLK/2                       | 12   |     |     | ns   |            |
|         | SPI_[0 1]_CLK = PCLK/4                       | 24.1 |     |     | ns   |            |
|         | SPI_[0 1]_CLK = PCLK/8                       | 48.2 |     |     | ns   |            |
|         | SPI_[0 1]_CLK = PCLK/16                      | 0.1  |     |     | μs   |            |
|         | SPI_[0 1]_CLK = PCLK/32                      | 0.19 |     |     | μs   |            |
|         | SPI_[0 1]_CLK = PCLK/64                      | 0.39 |     |     | μs   |            |
|         | SPI_[0 1]_CLK = PCLK/128                     | 0.77 |     |     | μs   |            |