

Welcome to [E-XFL.COM](#)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

|                                |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | -   |
| Number of Logic Elements/Cells | 6060  |
| Total RAM Bits                 | 719872  |
| Number of I/O                  | 161   |
| Number of Gates                | -   |
| Voltage - Supply               | 1.14V ~ 2.625V  |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 256-LFBGA   |
| Supplier Device Package        | 256-FPBGA (14x14)   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m2gl005s-1vfg256">https://www.e-xfl.com/product-detail/microchip-technology/m2gl005s-1vfg256</a> |

# Contents

---

|  |          |
|--|----------|
| <b>1 Revision History .....</b>  | <b>1</b> |
| 1.1 Revision 11.0 .....  | 1        |
| 1.2 Revision 10.0 .....  | 1        |
| 1.3 Revision 9.0 .....   | 1        |
| 1.4 Revision 8.0 .....   | 2        |
| 1.5 Revision 7.0 .....   | 2        |
| 1.6 Revision 6.0 .....   | 2        |
| 1.7 Revision 5.0 .....   | 2        |
| 1.8 Revision 4.0 .....   | 2        |
| 1.9 Revision 3.0 .....   | 3        |
| 1.10 Revision 2.0 .....  | 3        |
| 1.11 Revision 1.0 .....  | 3        |
| <b>2 IGLOO2 FPGA and SmartFusion2 SoC FPGA .....</b>                       | <b>4</b> |
| 2.1 Device Status .....  | 4        |
| 2.2 References .....   | 5        |
| 2.3 Electrical Specifications .....  | 5        |
| 2.3.1 Operating Conditions .....   | 5        |
| 2.3.2 Power Consumption .....  | 12       |
| 2.3.3 Average Fabric Temperature and Voltage Derating Factors .....        | 14       |
| 2.3.4 Timing Model .....   | 15       |
| 2.3.5 User I/O Characteristics .....                                       | 17       |
| 2.3.6 Logic Element Specifications .....                                   | 75       |
| 2.3.7 Global Resource Characteristics .....                                | 78       |
| 2.3.8 FPGA Fabric SRAM .....   | 79       |
| 2.3.9 Programming Times .....  | 94       |
| 2.3.10 Math Block Timing Characteristics .....                             | 103      |
| 2.3.11 Embedded NVM (eNVM) Characteristics .....                           | 104      |
| 2.3.12 SRAM PUF .....  | 105      |
| 2.3.13 Non-Deterministic Random Bit Generator (NRBG) Characteristics ..... | 106      |
| 2.3.14 Cryptographic Block Characteristics .....                           | 106      |
| 2.3.15 Crystal Oscillator .....  | 107      |
| 2.3.16 On-Chip Oscillator .....  | 109      |
| 2.3.17 Clock Conditioning Circuits (CCC) .....                             | 110      |
| 2.3.18 JTAG .....  | 112      |
| 2.3.19 System Controller SPI Characteristics .....                         | 113      |
| 2.3.20 Power-up to Functional Times .....                                  | 114      |
| 2.3.21 DEVRST_N Characteristics .....                                      | 116      |
| 2.3.22 DEVRST_N to Functional Times .....                                  | 116      |
| 2.3.23 Flash*Freeze Timing Characteristics .....                           | 119      |
| 2.3.24 DDR Memory Interface Characteristics .....                          | 120      |
| 2.3.25 SFP Transceiver Characteristics .....                               | 120      |
| 2.3.26 SerDes Electrical and Timing AC and DC Characteristics .....        | 121      |
| 2.3.27 SmartFusion2 Specifications .....                                   | 123      |
| 2.3.28 CAN Controller Characteristics .....                                | 128      |
| 2.3.29 USB Characteristics .....   | 128      |
| 2.3.30 MMUART Characteristics .....  | 129      |
| 2.3.31 IGLOO2 Specifications .....   | 129      |

**Table 4 • Recommended Operating Conditions (continued)**

| Parameter  | Symbol      | Min                  | Typ                 | Max                  | Unit   | Conditions                 |
|--|-------------|----------------------|---------------------|----------------------|--------|----------------------------|
| 3.3 V DC supply voltage  | $V_{DDIx}$  | 3.15                 | 3.3                 | 3.45                 | V      |                            |
| LVDS differential I/O  | $V_{DDIx}$  | 2.375                | 2.5                 | 3.45                 | V      |                            |
| B-LVDS, M-LVDS, Mini-LVDS, RSIDS differential I/O  | $V_{DDIx}$  | 2.375                | 2.5                 | 2.625                | V      |                            |
| LVPECL differential I/O  | $V_{DDIx}$  | 3.15                 | 3.3                 | 3.45                 | V      |                            |
| Reference voltage supply for FDDR (Bank0) and MDDR (Bank5)                                       | $V_{REFx}$  | 0.49 ×<br>$V_{DDIx}$ | 0.5 ×<br>$V_{DDIx}$ | 0.51 ×<br>$V_{DDIx}$ | V      |                            |
| Analog sense circuit supply of embedded nonvolatile memory (eNVM). Must be shorted to $V_{PP}$ . | $V_{PPNVM}$ | 2.375<br>3.15        | 2.5<br>3.3          | 2.625<br>3.45        | V<br>V | 2.5 V range<br>3.3 V range |

1. Programming at Industrial temperature range is available only with  $V_{PP} = 3.3$  V.

**Note:** Power supply ramps must all be strictly monotonic, without plateaus.

**Table 5 • FPGA Operating Limits**

| Product Grade           | Element | Programming Temperature                  | Operating Temperature                    | Programming Cycles | Digest Temperature                       | Digest Cycles | Retention (Biased/Unbiased) |
|-------------------------|---------|--|--|--------------------|--|---------------|-----------------------------|
| Commercial              | FPGA    | Min $T_J = 0$ °C<br>Max $T_J = 85$ °C    | Min $T_J = 0$ °C<br>Max $T_J = 85$ °C    | 500                | Min $T_J = 0$ °C<br>Max $T_J = 85$ °C    | 2000          | 20 years                    |
| Industrial <sup>1</sup> | FPGA    | Min $T_J = -40$ °C<br>Max $T_J = 100$ °C | Min $T_J = -40$ °C<br>Max $T_J = 100$ °C | 500                | Min $T_J = -40$ °C<br>Max $T_J = 100$ °C | 2000          | 20 years                    |

1. Programming at Industrial temperature range is available only with  $V_{PP} = 3.3$  V.

**Note:** The retention specification is defined as the total number of programming and digest cycles. For example, 20 years of retention after 500 programming cycles.

**Note:** The digest cycle specification is 2000 digest cycles for every program cycle with a maximum of 500 programming cycles.

**Note:** If your product qualification requires accelerated programming cycles, see *Microsemi SoC Products Quality and Reliability Report* about recommended methodologies.

## 2.3.2 Power Consumption

The following sections describe the power consumptions of the devices.

### 2.3.2.1 Quiescent Supply Current

**Table 10 • Quiescent Supply Current Characteristics**

| Power Supplies/Blocks   | Modes and Configurations |              |
|---|--------------------------|--------------|
|   | Non-Flash*Freeze         | Flash*Freeze |
| FPGA Core   | On                       | Off          |
| V <sub>DD</sub> /SERDES_[01]_VDD <sup>1</sup>   | On                       | On           |
| V <sub>PP</sub> /V <sub>PPNVM</sub>   | On                       | On           |
| HPMS_MDDR_PLL_VDDA/FDDR_PLL_VDDA/<br>CCC_XX[01]_PLL_VDDA/PLL0_PLL1_HPMs_MDDR_VDD<br>A | 0 V                      | 0 V          |
| SERDES_[01]_PLL_VDDA <sup>2</sup>   | 0 V                      | 0 V          |
| SERDES_[01]_L[0123]_VDDAPLL/VDD_2V5 <sup>2</sup>                                      | On                       | On           |
| SERDES_[01]_L[0123]_VDDAIIO <sup>2</sup>  | On                       | On           |
| V <sub>DDI</sub> <sup>3, 4</sup>  | On                       | On           |
| V <sub>REF</sub> <sub>x</sub>   | On                       | On           |
| MSSDDR CLK  | 32 kHz                   | 32 kHz       |
| RAM   | On                       | Sleep state  |
| System controller   | 50 MHz                   | 50 MHz       |
| 50 MHz oscillator (enable/disable)  | Enable                   | Disabled     |
| 1 MHz oscillator (enable/disable)   | Disabled                 | Disabled     |
| Crystal oscillator (enable/disable)   | Disabled                 | Disabled     |

1. SERDES\_[01]\_VDD Power Supply is shorted to V<sub>DD</sub>.
2. SerDes and DDR blocks to be unused.
3. V<sub>DDI</sub> has been set to ON for test conditions as described. Banks on the east side should always be powered with the appropriate V<sub>DDI</sub> bank supplies. For details on bank power supplies, see “Recommendation for Unused Bank Supplies” table in the [AC393: SmartFusion2 and IGLOO2 Board Design Guidelines Application Note](#).
4. No Differential (that is to say, LVDS) I/Os or ODT attributes to be used.

**Table 11 • SmartFusion2 and IGLOO2 Quiescent Supply Current (V<sub>DD</sub> = 1.2 V) – Typical Process**

| Symbol | Modes            | 005  | 010  | 025  | 050   | 060   | 090   | 150   | Unit | Conditions                           |
|--------|------------------|------|------|------|-------|-------|-------|-------|------|--------------------------------------|
| IDC1   | Non-Flash*Freeze | 6.2  | 6.9  | 8.9  | 13.1  | 15.3  | 15.4  | 27.5  | mA   | Typical (T <sub>J</sub> = 25 °C)     |
|        |                  | 24.0 | 28.4 | 40.6 | 67.8  | 80.6  | 81.4  | 144.7 | mA   | Commercial (T <sub>J</sub> = 85 °C)  |
|        |                  | 35.2 | 41.9 | 60.5 | 102.1 | 121.4 | 122.6 | 219.1 | mA   | Industrial (T <sub>J</sub> = 100 °C) |

**Table 11 • SmartFusion2 and IGLOO2 Quiescent Supply Current ( $V_{DD} = 1.2$  V) – Typical Process**

| Symbol | Modes        | 005  | 010  | 025  | 050  | 060  | 090  | 150  | Unit | Conditions                      |
|--------|--------------|------|------|------|------|------|------|------|------|---------------------------------|
| IDC2   | Flash*Freeze | 1.4  | 2.6  | 3.7  | 5.1  | 5.0  | 5.1  | 8.9  | mA   | Typical<br>( $T_J = 25$ °C)     |
|        |              | 12.0 | 20.0 | 26.6 | 35.3 | 35.4 | 35.7 | 57.8 | mA   | Commercial<br>( $T_J = 85$ °C)  |
|        |              | 18.5 | 30.8 | 41.0 | 54.5 | 54.5 | 55.0 | 89.0 | mA   | Industrial<br>( $T_J = 100$ °C) |

**Table 12 • SmartFusion2 and IGLOO2 Quiescent Supply Current ( $V_{DD} = 1.26$  V) – Worst-Case Process**

| Symbol | Modes            | 005  | 010  | 025   | 050   | 060   | 090   | 150   | Unit | Conditions                      |
|--------|------------------|------|------|-------|-------|-------|-------|-------|------|---------------------------------|
| IDC1   | Non-Flash*Freeze | 43.8 | 57.0 | 84.6  | 132.3 | 161.4 | 163.0 | 242.5 | mA   | Commercial<br>( $T_J = 85$ °C)  |
|        |                  | 65.3 | 85.7 | 127.8 | 200.9 | 245.4 | 247.8 | 369.0 | mA   | Industrial<br>( $T_J = 100$ °C) |
| IDC2   | Flash*Freeze     | 29.1 | 45.6 | 51.7  | 62.7  | 69.3  | 70.0  | 84.8  | mA   | Commercial<br>( $T_J = 85$ °C)  |
|        |                  | 44.9 | 70.3 | 79.7  | 96.5  | 106.8 | 107.8 | 130.6 | mA   | Industrial<br>( $T_J = 100$ °C) |

### 2.3.2.2 Programming Currents

The following tables represent programming, verify and Inrush currents for SmartFusion2 SoC and IGLOO2 FPGA devices.

**Table 13 • Currents During Program Cycle, 0 °C <=  $T_J$  <= 85 °C – Typical Process**

| Power Supplies  | Voltage (V) | 005 | 010 | 025 | 050 | 060 | 090 | 150 <sup>1</sup> | Unit |
|-----------------|-------------|-----|-----|-----|-----|-----|-----|------------------|------|
| $V_{DD}$        | 1.26        | 46  | 53  | 55  | 58  | 30  | 42  | 52               | mA   |
| $V_{PP}$        | 3.46        | 8   | 11  | 6   | 10  | 9   | 12  | 12               | mA   |
| $V_{PPNVM}$     | 3.46        | 1   | 2   | 2   | 3   | 3   | 3   |                  | mA   |
| $V_{DDI}$       | 2.62        | 31  | 16  | 17  | 1   | 12  | 12  | 81               | mA   |
|                 | 3.46        | 62  | 31  | 36  | 1   | 12  | 17  | 84               | mA   |
| Number of banks |             | 7   | 8   | 8   | 10  | 10  | 9   | 19               |      |

1.  $V_{PP}$  and  $V_{PPNVM}$  are internally shorted.

**Table 14 • Currents During Verify Cycle, 0 °C <=  $T_J$  <= 85 °C – Typical Process**

| Power Supplies  | Voltage (V) | 005 | 010 | 025 | 050 | 060 | 090 | 150 <sup>1</sup> | Unit |
|-----------------|-------------|-----|-----|-----|-----|-----|-----|------------------|------|
| $V_{DD}$        | 1.26        | 44  | 53  | 55  | 58  | 33  | 41  | 51               | mA   |
| $V_{PP}$        | 3.46        | 6   | 5   | 3   | 15  | 8   | 11  | 12               | mA   |
| $V_{PPNVM}$     | 3.46        | 1   | 0   | 0   | 1   | 1   | 1   |                  | mA   |
| $V_{DDI}$       | 2.62        | 31  | 16  | 17  | 1   | 12  | 11  | 81               | mA   |
|                 | 3.46        | 61  | 32  | 36  | 1   | 12  | 17  | 84               | mA   |
| Number of banks |             | 7   | 8   | 8   | 10  | 10  | 9   | 19               |      |

1.  $V_{PP}$  and  $V_{PPNVM}$  are internally shorted.

**Table 15 • Inrush Currents at Power up,  $-40^{\circ}\text{C} \leq T_J \leq 100^{\circ}\text{C}$  – Typical Process**

| Power Supplies  | Voltage (V) | 005 | 010 | 025 | 050 | 060 | 090 | 150 | Unit |
|-----------------|-------------|-----|-----|-----|-----|-----|-----|-----|------|
| $V_{DD}$        | 1.26        | 25  | 32  | 38  | 48  | 45  | 77  | 109 | mA   |
| $V_{PP}$        | 3.46        | 33  | 49  | 36  | 180 | 13  | 36  | 51  | mA   |
| $V_{DDI}$       | 2.62        | 134 | 141 | 161 | 187 | 93  | 272 | 388 | mA   |
| Number of banks |             | 7   | 8   | 8   | 10  | 10  | 9   | 19  |      |

### 2.3.3 Average Fabric Temperature and Voltage Derating Factors

The following table lists the average temperature and voltage derating factors for fabric timing delays normalized to  $T_J = 85^{\circ}\text{C}$ , in worst-case  $V_{DD} = 1.14\text{ V}$ .

**Table 16 • Average Junction Temperature and Voltage Derating Factors for Fabric Timing Delays**

| Array Voltage $V_{DD}$ (V) | $-40^{\circ}\text{C}$ | $0^{\circ}\text{C}$ | $25^{\circ}\text{C}$ | $70^{\circ}\text{C}$ | $85^{\circ}\text{C}$ | $100^{\circ}\text{C}$ |
|----------------------------|-----------------------|---------------------|----------------------|----------------------|----------------------|-----------------------|
| 1.14                       | 0.83                  | 0.89                | 0.92                 | 0.98                 | <b>1.00</b>          | 1.02                  |
| 1.2                        | 0.75                  | 0.80                | 0.83                 | 0.89                 | 0.91                 | 0.93                  |
| 1.26                       | 0.69                  | 0.73                | 0.76                 | 0.81                 | 0.83                 | 0.85                  |

**Table 19 • Maximum Data Rate Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions**

| I/O        | MSIO | MSIOD | DDRIO | Unit |
|------------|------|-------|-------|------|
| LPDDR      |      |       | 400   | Mbps |
| HSTL 1.5 V |      |       | 400   | Mbps |
| SSTL 2.5 V | 510  | 700   | 400   | Mbps |
| SSTL 1.8 V |      |       | 667   | Mbps |
| SSTL 1.5 V |      |       | 667   | Mbps |

**Table 20 • Maximum Data Rate Summary Table for Differential I/O in Worst-Case Industrial Conditions**

| I/O                 | MSIO | MSIOD | Unit |
|---------------------|------|-------|------|
| LVPECL (input only) | 900  |       | Mbps |
| LVDS 3.3 V          | 535  |       | Mbps |
| LVDS 2.5 V          | 535  | 700   | Mbps |
| RSDS                | 520  | 700   | Mbps |
| BLVDS               | 500  |       | Mbps |
| MLVDS               | 500  |       | Mbps |
| Mini-LVDS           | 520  | 700   | Mbps |

**Table 21 • Maximum Frequency Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions**

| I/O                      | MSIO  | MSIOD | DDRIO | Unit |
|--------------------------|-------|-------|-------|------|
| PCI 3.3 V                | 315   |       |       | MHz  |
| LVTTL 3.3 V              | 300   |       |       | MHz  |
| LVCMOS 3.3 V             | 300   |       |       | MHz  |
| LVCMOS 2.5 V             | 205   | 210   | 200   | MHz  |
| LVCMOS 1.8 V             | 147.5 | 200   | 200   | MHz  |
| LVCMOS 1.5 V             | 80    | 110   | 118   | MHz  |
| LVCMOS 1.2 V             | 60    | 80    | 100   | MHz  |
| LPDDR– LVCMOS 1.8 V mode |       |       | 200   | MHz  |

**Table 57 • LVC MOS 1.8 V Transmitter Characteristics for DDRIO I/O Bank with Fixed Code (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
|                        |              | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std  | -1                           | -Std  |      |
| 2 mA                   | Slow         | 4.234           | 4.981 | 3.646           | 4.29  | 4.245           | 4.995 | 4.908                        | 5.774 | 4.434                        | 5.216 | ns   |
|                        | Medium       | 3.824           | 4.498 | 3.282           | 3.861 | 3.834           | 4.511 | 4.625                        | 5.441 | 4.116                        | 4.843 | ns   |
|                        | Medium fast  | 3.627           | 4.267 | 3.111           | 3.66  | 3.637           | 4.279 | 4.481                        | 5.272 | 3.984                        | 4.687 | ns   |
|                        | Fast         | 3.605           | 4.241 | 3.097           | 3.644 | 3.615           | 4.253 | 4.472                        | 5.262 | 3.973                        | 4.674 | ns   |
| 4 mA                   | Slow         | 3.923           | 4.615 | 3.314           | 3.9   | 3.918           | 4.61  | 5.403                        | 6.356 | 4.894                        | 5.757 | ns   |
|                        | Medium       | 3.518           | 4.138 | 2.961           | 3.484 | 3.515           | 4.135 | 5.121                        | 6.025 | 4.561                        | 5.366 | ns   |
|                        | Medium fast  | 3.321           | 3.907 | 2.783           | 3.275 | 3.317           | 3.903 | 4.966                        | 5.843 | 4.426                        | 5.206 | ns   |
|                        | Fast         | 3.301           | 3.883 | 2.77            | 3.259 | 3.296           | 3.878 | 4.957                        | 5.831 | 4.417                        | 5.196 | ns   |
| 6 mA                   | Slow         | 3.71            | 4.364 | 3.104           | 3.652 | 3.702           | 4.355 | 5.62                         | 6.612 | 5.08                         | 5.977 | ns   |
|                        | Medium       | 3.333           | 3.921 | 2.779           | 3.27  | 3.325           | 3.913 | 5.346                        | 6.289 | 4.777                        | 5.62  | ns   |
|                        | Medium fast  | 3.155           | 3.712 | 2.62            | 3.083 | 3.146           | 3.702 | 5.21                         | 6.13  | 4.657                        | 5.479 | ns   |
|                        | Fast         | 3.134           | 3.688 | 2.608           | 3.068 | 3.125           | 3.677 | 5.202                        | 6.12  | 4.648                        | 5.468 | ns   |
| 8 mA                   | Slow         | 3.619           | 4.258 | 3.007           | 3.538 | 3.607           | 4.244 | 5.815                        | 6.841 | 5.249                        | 6.175 | ns   |
|                        | Medium       | 3.246           | 3.819 | 2.686           | 3.16  | 3.236           | 3.807 | 5.542                        | 6.52  | 4.936                        | 5.807 | ns   |
|                        | Medium fast  | 3.066           | 3.607 | 2.525           | 2.971 | 3.054           | 3.593 | 5.405                        | 6.359 | 4.811                        | 5.66  | ns   |
|                        | Fast         | 3.046           | 3.584 | 2.513           | 2.957 | 3.034           | 3.57  | 5.401                        | 6.353 | 4.803                        | 5.651 | ns   |
| 10 mA                  | Slow         | 3.498           | 4.115 | 2.878           | 3.386 | 3.481           | 4.096 | 6.046                        | 7.113 | 5.444                        | 6.404 | ns   |
|                        | Medium       | 3.138           | 3.692 | 2.569           | 3.023 | 3.126           | 3.678 | 5.782                        | 6.803 | 5.129                        | 6.034 | ns   |
|                        | Medium fast  | 2.966           | 3.489 | 2.414           | 2.841 | 2.951           | 3.472 | 5.666                        | 6.665 | 5.013                        | 5.897 | ns   |
|                        | Fast         | 2.945           | 3.464 | 2.401           | 2.826 | 2.93            | 3.448 | 5.659                        | 6.658 | 5.003                        | 5.886 | ns   |
| 12 mA                  | Slow         | 3.417           | 4.02  | 2.807           | 3.303 | 3.401           | 4.002 | 6.083                        | 7.156 | 5.464                        | 6.428 | ns   |
|                        | Medium       | 3.076           | 3.618 | 2.519           | 2.964 | 3.063           | 3.604 | 5.828                        | 6.856 | 5.176                        | 6.089 | ns   |
|                        | Medium fast  | 2.913           | 3.427 | 2.376           | 2.795 | 2.898           | 3.41  | 5.725                        | 6.736 | 5.072                        | 5.966 | ns   |
|                        | Fast         | 2.894           | 3.405 | 2.362           | 2.78  | 2.879           | 3.388 | 5.715                        | 6.724 | 5.064                        | 5.957 | ns   |
| 16 mA                  | Slow         | 3.366           | 3.96  | 2.751           | 3.237 | 3.348           | 3.939 | 6.226                        | 7.324 | 5.576                        | 6.56  | ns   |
|                        | Medium       | 3.03            | 3.565 | 2.47            | 2.906 | 3.017           | 3.55  | 5.981                        | 7.036 | 5.282                        | 6.214 | ns   |
|                        | Medium fast  | 2.87            | 3.377 | 2.328           | 2.739 | 2.854           | 3.358 | 5.895                        | 6.935 | 5.18                         | 6.094 | ns   |
|                        | Fast         | 2.853           | 3.357 | 2.314           | 2.723 | 2.837           | 3.338 | 5.889                        | 6.929 | 5.177                        | 6.09  | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 70 • LVC MOS 1.5 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers) (continued)**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|
|                        |              | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std  | -1                           | -Std  |
| 6 mA                   | Slow         | 4.244           | 4.993 | 3.465           | 4.076 | 4.233           | 4.979 | 6.39                         | 7.518 | 5.736                        | 6.748 |
|                        | Medium       | 3.774           | 4.44  | 3.05            | 3.587 | 3.762           | 4.426 | 6.114                        | 7.193 | 5.397                        | 6.35  |
|                        | Medium fast  | 3.544           | 4.17  | 2.839           | 3.339 | 3.529           | 4.152 | 5.978                        | 7.033 | 5.27                         | 6.2   |
|                        | Fast         | 3.519           | 4.14  | 2.82            | 3.317 | 3.504           | 4.122 | 5.965                        | 7.017 | 5.259                        | 6.187 |
| 8 mA                   | Slow         | 4.099           | 4.823 | 3.311           | 3.894 | 4.087           | 4.807 | 6.584                        | 7.746 | 5.854                        | 6.888 |
|                        | Medium       | 3.656           | 4.301 | 2.927           | 3.443 | 3.642           | 4.284 | 6.311                        | 7.425 | 5.553                        | 6.533 |
|                        | Medium fast  | 3.437           | 4.044 | 2.731           | 3.213 | 3.42            | 4.023 | 6.182                        | 7.273 | 5.435                        | 6.394 |
|                        | Fast         | 3.41            | 4.012 | 2.715           | 3.193 | 3.393           | 3.991 | 6.178                        | 7.269 | 5.425                        | 6.383 |
| 10 mA                  | Slow         | 4.029           | 4.74  | 3.238           | 3.809 | 4.015           | 4.723 | 6.732                        | 7.921 | 5.965                        | 7.018 |
|                        | Medium       | 3.601           | 4.237 | 2.867           | 3.372 | 3.586           | 4.218 | 6.473                        | 7.615 | 5.669                        | 6.669 |
|                        | Medium fast  | 3.384           | 3.981 | 2.672           | 3.143 | 3.365           | 3.958 | 6.351                        | 7.471 | 5.55                         | 6.529 |
|                        | Fast         | 3.357           | 3.949 | 2.655           | 3.123 | 3.338           | 3.927 | 6.345                        | 7.464 | 5.54                         | 6.518 |
| 12 mA                  | Slow         | 3.974           | 4.675 | 3.196           | 3.759 | 3.958           | 4.656 | 6.842                        | 8.049 | 6.068                        | 7.139 |
|                        | Medium       | 3.55            | 4.176 | 2.827           | 3.326 | 3.534           | 4.157 | 6.584                        | 7.746 | 5.751                        | 6.766 |
|                        | Medium fast  | 3.345           | 3.935 | 2.638           | 3.103 | 3.325           | 3.911 | 6.488                        | 7.633 | 5.641                        | 6.637 |
|                        | Fast         | 3.316           | 3.902 | 2.621           | 3.083 | 3.297           | 3.878 | 6.486                        | 7.63  | 5.626                        | 6.619 |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 71 • LVC MOS 1.5 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|
|                        |              | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std  | -1                           | -Std  |
| 2 mA                   | Slow         | 4.423           | 5.203 | 5.397           | 6.35  | 5.686           | 6.69  | 5.609                        | 6.599 | 5.561                        | 6.542 |
| 4 mA                   | Slow         | 4.05            | 4.765 | 4.503           | 5.298 | 4.92            | 5.788 | 7.358                        | 8.657 | 6.525                        | 7.677 |
| 6 mA                   | Slow         | 4.081           | 4.801 | 4.259           | 5.012 | 4.699           | 5.528 | 7.659                        | 9.011 | 6.709                        | 7.893 |
| 8 mA                   | Slow         | 4.234           | 4.98  | 4.068           | 4.786 | 4.521           | 5.319 | 8.218                        | 9.668 | 7.05                         | 8.294 |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 72 • LVC MOS 1.5 V Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |          |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|----------|
|                        |              | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std  | -1                           | Unit     |
| 2 mA                   | Slow         | 2.735           | 3.218 | 3.371           | 3.966 | 3.618           | 4.257 | 6.03                         | 7.095 | 5.705                        | 6.712 ns |
| 4 mA                   | Slow         | 2.426           | 2.854 | 2.992           | 3.521 | 3.221           | 3.79  | 6.738                        | 7.927 | 6.298                        | 7.41 ns  |
| 6 mA                   | Slow         | 2.433           | 2.862 | 2.81            | 3.306 | 3.031           | 3.566 | 7.123                        | 8.38  | 6.596                        | 7.76 ns  |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

### 2.3.5.10 1.2 V LVC MOS

LVC MOS 1.2 is a general standard for 1.2 V applications and is supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs in compliance to the JEDEC specification JESD8-12A.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 73 • LVC MOS 1.2 V DC Recommended DC Operating Conditions**

| Parameter      | Symbol           | Min   | Typ | Max  | Unit |
|----------------|------------------|-------|-----|------|------|
| Supply voltage | V <sub>DDI</sub> | 1.140 | 1.2 | 1.26 | V    |

**Table 74 • LVC MOS 1.2 V DC Input Voltage Specification**

| Parameter   | Symbol               | Min                     | Max                     | Unit |
|---|----------------------|-------------------------|-------------------------|------|
| DC input logic high (for MSIOD and DDRIO I/O banks) | V <sub>IH</sub> (DC) | 0.65 × V <sub>DDI</sub> | 1.26                    | V    |
| DC input logic high (for MSIO I/O bank)             | V <sub>IH</sub> (DC) | 0.65 × V <sub>DDI</sub> | 3.45                    | V    |
| DC input logic low                                  | V <sub>IL</sub> (DC) | -0.3                    | 0.35 × V <sub>DDI</sub> | V    |
| Input current high <sup>1</sup>                     | I <sub>IH</sub> (DC) |                         |                         |      |
| Input current low <sup>1</sup>                      | I <sub>IL</sub> (DC) |                         |                         |      |

1. See Table 24, page 22.

**Table 75 • LVC MOS 1.2 V DC Output Voltage Specification**

| Parameter            | Symbol          | Min                     | Max                     | Unit |
|----------------------|-----------------|-------------------------|-------------------------|------|
| DC output logic high | V <sub>OH</sub> | V <sub>DDI</sub> × 0.75 |                         | V    |
| DC output logic low  | V <sub>OL</sub> |                         | V <sub>DDI</sub> × 0.25 | V    |

**Table 76 • LVC MOS 1.2 V Minimum and Maximum AC Switching Speed**

| Parameter                              | Symbol           | Max | Unit | Conditions                                 |
|--|------------------|-----|------|--|
| Maximum data rate (for DDRIO I/O bank) | D <sub>MAX</sub> | 200 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIO I/O bank)  | D <sub>MAX</sub> | 120 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIOD I/O bank) | D <sub>MAX</sub> | 160 | Mbps | AC loading: 17 pF load, maximum drive/slew |

**Table 198 • Mini-LVDS AC Impedance Specifications**

| Parameter              | Symbol         | Typ | Unit |
|------------------------|----------------|-----|------|
| Termination resistance | R <sub>T</sub> | 100 | Ω    |

**Table 199 • Mini-LVDS AC Test Parameter Specifications**

| Parameter   | Symbol            | Typ         | Unit |
|---|-------------------|-------------|------|
| Measuring/trip point for data path  | V <sub>TRIP</sub> | Cross point | V    |
| Resistance for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )         | R <sub>ENT</sub>  | 2K          | Ω    |
| Capacitive loading for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> ) | C <sub>ENT</sub>  | 5           | pF   |

**AC Switching Characteristics**

Worst commercial-case conditions: T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V, V<sub>DDI</sub> = 2.375 V.

**Table 200 • Mini-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)**

| On-Die Termination (ODT) | T <sub>PY</sub> |       |      |
|--------------------------|-----------------|-------|------|
|                          | -1              | -Std  | Unit |
| None                     | 2.855           | 3.359 | ns   |
| 100                      | 2.85            | 3.353 | ns   |
| None                     | 2.602           | 3.061 | ns   |
| 100                      | 2.597           | 3.055 | ns   |

**Table 201 • Mini-LVDS AC Switching Characteristics for Transmitter for MSIO I/O Bank (Output and Tristate Buffers)**

| T <sub>DP</sub> | T <sub>ZL</sub> | T <sub>ZH</sub> | T <sub>HZ</sub> | T <sub>LZ</sub> | Unit                            |
|-----------------|-----------------|-----------------|-----------------|-----------------|---------------------------------|
| -1              | -Std            | -1              | -Std            | -1              | -Std                            |
| 2.097           | 2.467           | 2.308           | 2.715           | 2.296           | 2.701 1.964 2.31 1.949 2.293 ns |

**Table 202 • Mini-LVDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers)**

|                  | T <sub>DP</sub> | T <sub>ZL</sub> | T <sub>ZH</sub> | T <sub>HZ</sub> | T <sub>LZ</sub> | Unit                             |
|------------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------------------------|
|                  | -1              | -Std            | -1              | -Std            | -1              | -Std                             |
| No pre-emphasis  | 1.614           | 1.899           | 1.562           | 1.837           | 1.553           | 1.826 1.593 1.874 1.578 1.856 ns |
| Min pre-emphasis | 1.604           | 1.887           | 1.745           | 2.053           | 1.731           | 2.036 1.892 2.225 1.861 2.189 ns |
| Med pre-emphasis | 1.521           | 1.79            | 1.753           | 2.062           | 1.737           | 2.043 1.9 2.235 1.868 2.197 ns   |
| Max pre-emphasis | 1.492           | 1.754           | 1.762           | 2.073           | 1.745           | 2.052 1.91 2.247 1.876 2.206 ns  |

### 2.3.7.5 RSDS

Reduced Swing Differential Signaling (RSDS) is similar to an LVDS high-speed interface using differential signaling. RSDS has a similar implementation to LVDS devices and is only intended for point-to-point applications.

#### Minimum and Maximum Input and Output Levels

**Table 203 • RSDS Recommended DC Operating Conditions**

| Parameter      | Symbol    | Min   | Typ | Max   | Unit |
|----------------|-----------|-------|-----|-------|------|
| Supply voltage | $V_{DDI}$ | 2.375 | 2.5 | 2.625 | V    |

**Table 204 • RSDS DC Input Voltage Specification**

| Parameter        | Symbol | Min | Max   | Unit |
|------------------|--------|-----|-------|------|
| DC input voltage | $V_I$  | 0   | 2.925 | V    |

**Table 205 • RSDS DC Output Voltage Specification**

| Parameter            | Symbol   | Min  | Typ   | Max  | Unit |
|----------------------|----------|------|-------|------|------|
| DC output logic high | $V_{OH}$ | 1.25 | 1.425 | 1.6  | V    |
| DC output logic low  | $V_{OL}$ | 0.9  | 1.075 | 1.25 | V    |

**Table 206 • RSDS Differential Voltage Specification**

| Parameter                         | Symbol    | Min | Max | Unit |
|-----------------------------------|-----------|-----|-----|------|
| Differential output voltage swing | $V_{OD}$  | 100 | 600 | mV   |
| Output common mode voltage        | $V_{OCM}$ | 0.5 | 1.5 | V    |
| Input common mode voltage         | $V_{ICM}$ | 0.3 | 1.5 | V    |
| Input differential voltage        | $V_{ID}$  | 100 | 600 | mV   |

**Table 207 • RSDS Minimum and Maximum AC Switching Speed**

| Parameter                              | Symbol    | Max | Unit | Conditions                                 |
|--|-----------|-----|------|--|
| Maximum data rate (for MSIO I/O bank)  | $D_{MAX}$ | 520 | Mbps | AC loading: 2 pF / 100 Ω differential load |
| Maximum data rate (for MSIOD I/O bank) | $D_{MAX}$ | 700 | Mbps | AC loading: 2 pF / 100 Ω differential load |

**Table 208 • RSDS AC Impedance Specifications**


| Parameter              | Symbol | Typ | Unit |
|------------------------|--------|-----|------|
| Termination resistance | $R_T$  | 100 | Ω    |

**Table 209 • RSDS AC Test Parameter Specifications**

| Parameter  | Symbol     | Typ         | Unit |
|--|------------|-------------|------|
| Measuring/trip point for data path   | $V_{TRIP}$ | Cross point | V    |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K          | Ω    |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5           | pF   |

### 2.3.9.4 Output DDR Module

Figure 12 • Output DDR Module



The following table lists the RAM1K18 – dual-port mode for depth × width configuration 8K × 2 in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 234 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 8K × 2**

| <b>Parameter</b>   | <b>Symbol</b>   | <b>-1</b>  |            | <b>-Std</b> |            | <b>Unit</b> |
|--|-----------------|------------|------------|-------------|------------|-------------|
|  |                 | <b>Min</b> | <b>Max</b> | <b>Min</b>  | <b>Max</b> |             |
| Clock period   | $T_{CY}$        | 2.5        |            | 2.941       |            | ns          |
| Clock minimum pulse width high   | $T_{CLKMPWH}$   | 1.125      |            | 1.323       |            | ns          |
| Clock minimum pulse width low  | $T_{CLKMPWL}$   | 1.125      |            | 1.323       |            | ns          |
| Pipelined clock period   | $T_{PLCY}$      | 2.5        |            | 2.941       |            | ns          |
| Pipelined clock minimum pulse width high                               | $T_{PLCLKMPWH}$ | 1.125      |            | 1.323       |            | ns          |
| Pipelined clock minimum pulse width low                                | $T_{PLCLKMPWL}$ | 1.125      |            | 1.323       |            | ns          |
| Read access time with pipeline register                                |                 |            | 0.32       |             | 0.377      | ns          |
| Read access time without pipeline register                             | $T_{CLK2Q}$     |            |            | 2.272       | 2.673      | ns          |
| Access time with feed-through write timing                             |                 |            |            | 1.511       | 1.778      | ns          |
| Address setup time   | $T_{ADDRSU}$    | 0.612      |            | 0.72        |            | ns          |
| Address hold time  | $T_{ADDRHD}$    | 0.274      |            | 0.322       |            | ns          |
| Data setup time  | $T_{DSU}$       | 0.33       |            | 0.388       |            | ns          |
| Data hold time   | $T_{DHD}$       | 0.082      |            | 0.096       |            | ns          |
| Block select setup time  | $T_{BLKSU}$     | 0.207      |            | 0.244       |            | ns          |
| Block select hold time   | $T_{BLKHD}$     | 0.216      |            | 0.254       |            | ns          |
| Block select to out disable time (when pipelined register is disabled) | $T_{BLK2Q}$     |            |            | 1.511       | 1.778      | ns          |
| Block select minimum pulse width                                       | $T_{BLKMPW}$    | 0.186      |            | 0.219       |            | ns          |
| Read enable setup time   | $T_{RDESU}$     | 0.529      |            | 0.622       |            | ns          |
| Read enable hold time  | $T_{RDEHD}$     | 0.071      |            | 0.083       |            | ns          |
| Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)                | $T_{RDPLESU}$   | 0.248      |            | 0.291       |            | ns          |
| Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)                 | $T_{RDPLEHD}$   | 0.102      |            | 0.12        |            | ns          |
| Asynchronous reset to output propagation delay                         | $T_{R2Q}$       |            |            | 1.528       | 1.797      | ns          |
| Asynchronous reset removal time  | $T_{RSTREM}$    | 0.506      |            | 0.595       |            | ns          |
| Asynchronous reset recovery time                                       | $T_{RSTREC}$    | 0.004      |            | 0.005       |            | ns          |
| Asynchronous reset minimum pulse width                                 | $T_{RSTMPW}$    | 0.301      |            | 0.354       |            | ns          |
| Pipelined register asynchronous reset removal time                     | $T_{PLRSTREM}$  | -0.279     |            | -0.328      |            | ns          |
| Pipelined register asynchronous reset recovery time                    | $T_{PLRSTREC}$  | 0.327      |            | 0.385       |            | ns          |
| Pipelined register asynchronous reset minimum pulse width              | $T_{PLRSTMPW}$  | 0.282      |            | 0.332       |            | ns          |
| Synchronous reset setup time   | $T_{SRSTSU}$    | 0.226      |            | 0.265       |            | ns          |
| Synchronous reset hold time  | $T_{SRSTHD}$    | 0.036      |            | 0.043       |            | ns          |
| Write enable setup time  | $T_{WESU}$      | 0.488      |            | 0.574       |            | ns          |
| Write enable hold time   | $T_{WEHD}$      | 0.048      |            | 0.057       |            | ns          |
| Maximum frequency  | $F_{MAX}$       |            | 400        |             | 340        | MHz         |

**Table 239 • μSRAM (RAM128x9) in 128 × 9 Mode (continued)**

| <b>Parameter</b>  | <b>Symbol</b>  | <b>-1</b>  |            | <b>-Std</b> |            |
|---|----------------|------------|------------|-------------|------------|
|   |                | <b>Min</b> | <b>Max</b> | <b>Min</b>  | <b>Max</b> |
| Read asynchronous reset removal time (pipelined clock)                                |                | -0.023     |            | -0.027      | ns         |
| Read asynchronous reset removal time (non-pipelined clock)                            | $T_{RSTREM}$   | 0.046      |            | 0.054       | ns         |
| Read asynchronous reset recovery time (pipelined clock)                               |                | 0.507      |            | 0.597       | ns         |
| Read asynchronous reset recovery time (non-pipelined clock)                           | $T_{RSTREC}$   | 0.236      |            | 0.278       | ns         |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | $T_{R2Q}$      |            | 0.835      |             | 0.982 ns   |
| Read synchronous reset setup time   | $T_{SRSTSU}$   | 0.271      |            | 0.319       | ns         |
| Read synchronous reset hold time  | $T_{SRSTHD}$   | 0.061      |            | 0.071       | ns         |
| Write clock period  | $T_{CCY}$      | 4          |            | 4           | ns         |
| Write clock minimum pulse width high  | $T_{CCLKMPWH}$ | 1.8        |            | 1.8         | ns         |
| Write clock minimum pulse width low   | $T_{CCLKMPWL}$ | 1.8        |            | 1.8         | ns         |
| Write block setup time  | $T_{BLKCSU}$   | 0.404      |            | 0.476       | ns         |
| Write block hold time   | $T_{BLKCHD}$   | 0.007      |            | 0.008       | ns         |
| Write input data setup time   | $T_{DINCSU}$   | 0.115      |            | 0.135       | ns         |
| Write input data hold time  | $T_{DINCHD}$   | 0.15       |            | 0.177       | ns         |
| Write address setup time  | $T_{ADDRCSU}$  | 0.088      |            | 0.104       | ns         |
| Write address hold time   | $T_{ADDRCHD}$  | 0.128      |            | 0.15        | ns         |
| Write enable setup time   | $T_{WECSU}$    | 0.397      |            | 0.467       | ns         |
| Write enable hold time  | $T_{WECHD}$    | -0.026     |            | -0.03       | ns         |
| Maximum frequency   | $F_{MAX}$      |            | 250        |             | 250 MHz    |

The following table lists the μSRAM in 128 × 8 mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 240 • μSRAM (RAM128x8) in 128 × 8 Mode**

| <b>Parameter</b>                             | <b>Symbol</b>   | <b>-1</b>  |            | <b>-Std</b> |            |
|--|-----------------|------------|------------|-------------|------------|
|  |                 | <b>Min</b> | <b>Max</b> | <b>Min</b>  | <b>Max</b> |
| Read clock period                            | $T_{CY}$        | 4          |            | 4           | ns         |
| Read clock minimum pulse width high          | $T_{CLKMPWH}$   | 1.8        |            | 1.8         | ns         |
| Read clock minimum pulse width low           | $T_{CLKMPWL}$   | 1.8        |            | 1.8         | ns         |
| Read pipeline clock period                   | $T_{PLCY}$      | 4          |            | 4           | ns         |
| Read pipeline clock minimum pulse width high | $T_{PLCLKMPWH}$ | 1.8        |            | 1.8         | ns         |
| Read pipeline clock minimum pulse width low  | $T_{PLCLKMPWL}$ | 1.8        |            | 1.8         | ns         |
| Read access time with pipeline register      |                 |            | 0.266      |             | 0.313 ns   |
| Read access time without pipeline register   | $T_{CLK2Q}$     |            | 1.677      |             | 1.973 ns   |
| Read address setup time in synchronous mode  |                 | 0.301      |            | 0.354       | ns         |
| Read address setup time in asynchronous mode | $T_{ADDRSU}$    | 1.856      |            | 2.184       | ns         |

**Table 240 • μSRAM (RAM128x8) in 128 × 8 Mode (continued)**

| <b>Parameter</b>  | <b>Symbol</b>         | <b>-1</b>  |            | <b>-Std</b> |            |
|---|-----------------------|------------|------------|-------------|------------|
|   |                       | <b>Min</b> | <b>Max</b> | <b>Min</b>  | <b>Max</b> |
| Read address hold time in synchronous mode  | T <sub>ADDRHD</sub>   | 0.091      | 0.107      |             | ns         |
| Read address hold time in asynchronous mode   |                       | -0.778     | -0.915     |             | ns         |
| Read enable setup time  | T <sub>RDENSU</sub>   | 0.278      | 0.327      |             | ns         |
| Read enable hold time   | T <sub>RDENHD</sub>   | 0.057      | 0.067      |             | ns         |
| Read block select setup time  | T <sub>BLKSU</sub>    | 1.839      | 2.163      |             | ns         |
| Read block select hold time   | T <sub>BLKHD</sub>    | -0.65      | -0.765     |             | ns         |
| Read block select to out disable time (when pipelined register is disabled)           | T <sub>BLK2Q</sub>    |            | 2.036      | 2.396       | ns         |
| Read asynchronous reset removal time (pipelined clock)                                |                       | -0.023     | -0.027     |             | ns         |
| Read asynchronous reset removal time (non-pipelined clock)                            | T <sub>RSTREM</sub>   | 0.046      | 0.054      |             | ns         |
| Read asynchronous reset recovery time (pipelined clock)                               |                       | 0.507      | 0.597      |             | ns         |
| Read asynchronous reset recovery time (non-pipelined clock)                           | T <sub>RSTREC</sub>   | 0.236      | 0.278      |             | ns         |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | T <sub>R2Q</sub>      |            | 0.835      | 0.982       | ns         |
| Read synchronous reset setup time   | T <sub>SRSTSU</sub>   | 0.271      | 0.319      |             | ns         |
| Read synchronous reset hold time  | T <sub>SRSTHD</sub>   | 0.061      | 0.071      |             | ns         |
| Write clock period  | T <sub>CCY</sub>      | 4          | 4          |             | ns         |
| Write clock minimum pulse width high  | T <sub>CCLKMPWH</sub> | 1.8        | 1.8        |             | ns         |
| Write clock minimum pulse width low   | T <sub>CCLKMPWL</sub> | 1.8        | 1.8        |             | ns         |
| Write block setup time  | T <sub>BLKCSU</sub>   | 0.404      | 0.476      |             | ns         |
| Write block hold time   | T <sub>BLKCHD</sub>   | 0.007      | 0.008      |             | ns         |
| Write input data setup time   | T <sub>DINCSU</sub>   | 0.115      | 0.135      |             | ns         |
| Write input data hold time  | T <sub>DINCHD</sub>   | 0.15       | 0.177      |             | ns         |
| Write address setup time  | T <sub>ADDRCSU</sub>  | 0.088      | 0.104      |             | ns         |
| Write address hold time   | T <sub>ADDRCHD</sub>  | 0.128      | 0.15       |             | ns         |
| Write enable setup time   | T <sub>WECSU</sub>    | 0.397      | 0.467      |             | ns         |
| Write enable hold time  | T <sub>WECHD</sub>    | -0.026     | -0.03      |             | ns         |
| Maximum frequency   | F <sub>MAX</sub>      |            | 250        | 250         | MHz        |

**Table 245 • JTAG Programming (eNVM Only)**

| M2S/M2GL<br>Device | Image size Bytes | Program | Verify | Unit |
|--------------------|------------------|---------|--------|------|
| 005                | 137536           | 39      | 4      | Sec  |
| 010                | 274816           | 78      | 9      | Sec  |
| 025                | 274816           | 78      | 9      | Sec  |
| 050                | 278528           | 84      | 8      | Sec  |
| 060                | 268480           | 76      | 8      | Sec  |
| 090                | 544496           | 154     | 15     | Sec  |
| 150                | 544496           | 155     | 15     | Sec  |

**Table 246 • JTAG Programming (Fabric and eNVM)**

| M2S/M2GL<br>Device | Image size Bytes | Program | Verify | Unit |
|--------------------|------------------|---------|--------|------|
| 005                | 439296           | 59      | 11     | Sec  |
| 010                | 842688           | 107     | 20     | Sec  |
| 025                | 1497408          | 120     | 35     | Sec  |
| 050                | 2695168          | 162     | 59     | Sec  |
| 060                | 2686464          | 158     | 70     | Sec  |
| 090                | 4190208          | 266     | 147    | Sec  |
| 150                | 6682768          | 316     | 231    | Sec  |

**Table 247 • 2 Step IAP Programming (Fabric Only)**

| M2S/M2GL<br>Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|--------------------|------------------|--------------|---------|--------|------|
| 005                | 302672           | 4            | 17      | 6      | Sec  |
| 010                | 568784           | 7            | 23      | 12     | Sec  |
| 025                | 1223504          | 14           | 33      | 23     | Sec  |
| 050                | 2424832          | 29           | 52      | 40     | Sec  |
| 060                | 2418896          | 39           | 61      | 50     | Sec  |
| 090                | 3645968          | 60           | 84      | 73     | Sec  |
| 150                | 6139184          | 100          | 132     | 120    | Sec  |

**Table 248 • 2 Step IAP Programming (eNVM Only)**

| <b>M2S/M2GL</b> |                         |                     |                |               |             |  |
|-----------------|-------------------------|---------------------|----------------|---------------|-------------|--|
| <b>Device</b>   | <b>Image size Bytes</b> | <b>Authenticate</b> | <b>Program</b> | <b>Verify</b> | <b>Unit</b> |  |
| 005             | 137536                  | 2                   | 37             | 5             | Sec         |  |
| 010             | 274816                  | 4                   | 76             | 11            | Sec         |  |
| 025             | 274816                  | 4                   | 78             | 10            | Sec         |  |
| 050             | 278528                  | 3                   | 85             | 9             | Sec         |  |
| 060             | 268480                  | 5                   | 76             | 22            | Sec         |  |
| 090             | 544496                  | 10                  | 152            | 43            | Sec         |  |
| 150             | 544496                  | 10                  | 153            | 44            | Sec         |  |

**Table 249 • 2 Step IAP Programming (Fabric and eNVM)**

| <b>M2S/M2GL</b> |                         |                     |                |               |             |  |
|-----------------|-------------------------|---------------------|----------------|---------------|-------------|--|
| <b>Device</b>   | <b>Image size Bytes</b> | <b>Authenticate</b> | <b>Program</b> | <b>Verify</b> | <b>Unit</b> |  |
| 005             | 439296                  | 6                   | 56             | 11            | Sec         |  |
| 010             | 842688                  | 11                  | 100            | 21            | Sec         |  |
| 025             | 1497408                 | 19                  | 113            | 32            | Sec         |  |
| 050             | 2695168                 | 32                  | 136            | 48            | Sec         |  |
| 060             | 2686464                 | 43                  | 137            | 70            | Sec         |  |
| 090             | 4190208                 | 68                  | 236            | 115           | Sec         |  |
| 150             | 6682768                 | 109                 | 286            | 162           | Sec         |  |

**Table 250 • SmartFusion2 Cortex-M3 ISP Programming (Fabric Only)**

| <b>M2S/M2GL</b> | <b>Image size Bytes</b> | <b>Authenticate</b> | <b>Program</b> | <b>Verify</b> | <b>Unit</b> |
|-----------------|-------------------------|---------------------|----------------|---------------|-------------|
| <b>Device</b>   |                         |                     |                |               |             |
| 005             | 302672                  | 6                   | 19             | 8             | Sec         |
| 010             | 568784                  | 10                  | 26             | 14            | Sec         |
| 025             | 1223504                 | 21                  | 39             | 29            | Sec         |
| 050             | 2424832                 | 39                  | 60             | 50            | Sec         |
| 060             | 2418896                 | 44                  | 65             | 54            | Sec         |
| 090             | 3645968                 | 66                  | 90             | 79            | Sec         |
| 150             | 6139184                 | 108                 | 140            | 128           | Sec         |

**Table 251 • SmartFusion2 Cortex-M3 ISP Programming (eNVM Only)**

| <b>M2S/M2GL</b> | <b>Image size Bytes</b> | <b>Authenticate</b> | <b>Program</b> | <b>Verify</b> | <b>Unit</b> |
|-----------------|-------------------------|---------------------|----------------|---------------|-------------|
| <b>Device</b>   |                         |                     |                |               |             |
| 005             | 137536                  | 3                   | 42             | 4             | Sec         |
| 010             | 274816                  | 4                   | 82             | 7             | Sec         |
| 025             | 274816                  | 4                   | 82             | 8             | Sec         |
| 050             | 278528                  | 4                   | 80             | 8             | Sec         |
| 060             | 268480                  | 6                   | 80             | 8             | Sec         |
| 090             | 544496                  | 10                  | 157            | 15            | Sec         |

**Table 254 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only) (continued)**

| M2S/M2GL<br>Device | Auto<br>Programming | Auto Update | Programming<br>Recovery | Unit |
|--------------------|---------------------|-------------|-------------------------|------|
|                    | 100 kHz             | 25 MHz      | 12.5 MHz                |      |
| 150                | 161                 | 161         | 161                     | Sec  |

**Table 255 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric and eNVM)**


| M2S/M2GL<br>Device | Auto<br>Programming | Auto Update   | Programming<br>Recovery | Unit |
|--------------------|---------------------|---------------|-------------------------|------|
|                    | 100 kHz             | 25 MHz        | 12.5 MHz                |      |
| 005                | 47                  | 27            | 28                      | Sec  |
| 010                | 77                  | 35            | 35                      | Sec  |
| 025                | 150                 | 42            | 41                      | Sec  |
| 050                | 33 <sup>1</sup>     | Not Supported | Not Supported           | Sec  |
| 060                | 291                 | 83            | 82                      | Sec  |
| 090                | 427                 | 109           | 108                     | Sec  |
| 150                | 708                 | 157           | 160                     | Sec  |
| 005                | 41                  | 48            | 49                      | Sec  |
| 010                | 86                  | 87            | 87                      | Sec  |
| 025                | 87                  | 85            | 86                      | Sec  |
| 050                | 85                  | Not Supported | Not Supported           | Sec  |
| 060                | 78                  | 86            | 86                      | Sec  |
| 090                | 154                 | 162           | 162                     | Sec  |
| 150                | 161                 | 161           | 161                     | Sec  |
| 005                | 87                  | 67            | 66                      | Sec  |
| 010                | 161                 | 113           | 113                     | Sec  |
| 025                | 229                 | 120           | 121                     | Sec  |
| 050                | 112                 | Not Supported | Not Supported           | Sec  |
| 060                | 368                 | 161           | 158                     | Sec  |
| 090                | 582                 | 261           | 260                     | Sec  |
| 150                | 867                 | 309           | 310                     | Sec  |

1. Auto Programming in 050 device is done through SC\_SPI, and SPI CLK is set to 6.25 MHz.

The following table lists the IGLOO2 DEVRST\_N to functional times in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 292 • DEVRST\_N to Functional Times for IGLOO2**

| <b>Symbol</b>    | <b>From</b>          | <b>To</b>                | <b>Description</b>                                | <b>Maximum Power-up to Functional Time for IGLOO2 (μs)</b> |            |            |            |            |            |            |  |
|------------------|----------------------|--------------------------|---|--|------------|------------|------------|------------|------------|------------|--|
|                  |                      |                          |   | <b>005</b>   | <b>010</b> | <b>025</b> | <b>050</b> | <b>060</b> | <b>090</b> | <b>150</b> |  |
| $T_{POR2OUT}$    | POWER_ON<br>_RESET_N | Output available at I/O  | Fabric to output                                  | 114  | 116        | 113        | 113        | 115        | 115        | 114        |  |
| $T_{DEVRST2OUT}$ | DEVRST_N             | Output available at I/O  | $V_{DD}$ at its minimum threshold level to output | 314  | 353        | 314        | 307        | 343        | 341        | 341        |  |
| $T_{DEVRST2POR}$ | DEVRST_N             | POWER_O<br>N_RESET_<br>N | $V_{DD}$ at its minimum threshold level to fabric | 200  | 238        | 201        | 195        | 230        | 229        | 227        |  |
| $T_{DEVRST2WPU}$ | DEVRST_N             | DDRIO Inbuf weak pull    | DEVRST_N to Inbuf weak pull                       | 208  | 202        | 197        | 193        | 216        | 215        | 215        |  |
|                  | DEVRST_N             | MSIO Inbuf weak pull     | DEVRST_N to Inbuf weak pull                       | 208  | 202        | 197        | 193        | 216        | 215        | 215        |  |
|                  | DEVRST_N             | MSIOD Inbuf weak pull    | DEVRST_N to Inbuf weak pull                       | 208  | 202        | 197        | 193        | 216        | 215        | 215        |  |

**Figure 22 • SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1)**

### 2.3.32 CAN Controller Characteristics

The following table lists the CAN controller characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 306 • CAN Controller Characteristics**

| Parameter               | Description                                      | -1   | -Std | Unit |
|-------------------------|--|------|------|------|
| FCANREFCLK <sup>1</sup> | Internally sourced CAN reference clock frequency | 160  | 136  | MHz  |
| BAUDCANMAX              | Maximum CAN performance baud rate                | 1    | 1    | Mbps |
| BAUDCANMIN              | Minimum CAN performance baud rate                | 0.05 | 0.05 | Mbps |

1. PCLK to CAN controller must be a multiple of 8 MHz.

### 2.3.33 USB Characteristics

The following table lists the USB characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 307 • USB Characteristics**

| Parameter  | Description                                      | -1    | -Std  | Unit |
|------------|--|-------|-------|------|
| FUSBREFCLK | Internally sourced USB reference clock frequency | 166   | 142   | MHz  |
| TUSBCLK    | USB clock period                                 | 16.66 | 16.66 | ns   |
| TUSBPD     | Clock to USB data propagation delay              | 9.0   | 9.0   | ns   |
| TUSBSU     | Setup time for USB data                          | 6.0   | 6.0   | ns   |
| TUSBHD     | Hold time for USB data                           | 0     | 0     | ns   |