




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                 |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                          |
| Number of LABs/CLBs            | -                                                                                                                                                               |
| Number of Logic Elements/Cells | 6060                                                                                                                                                            |
| Total RAM Bits                 | 719872                                                                                                                                                          |
| Number of I/O                  | 161                                                                                                                                                             |
| Number of Gates                | -                                                                                                                                                               |
| Voltage - Supply               | 1.14V ~ 2.625V                                                                                                                                                  |
| Mounting Type                  | Surface Mount                                                                                                                                                   |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                                                 |
| Package / Case                 | 256-LFBGA                                                                                                                                                       |
| Supplier Device Package        | 256-FPBGA (14x14)                                                                                                                                               |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m2gl005s-vf256">https://www.e-xfl.com/product-detail/microchip-technology/m2gl005s-vf256</a> |

|           |                                                                                                            |    |
|-----------|------------------------------------------------------------------------------------------------------------|----|
| Table 51  | LVC MOS 1.8 V Minimum and Maximum AC Switching Speed                                                       | 29 |
| Table 52  | LVC MOS 2.5 V Transmitter Characteristics for MSIOD Bank (Output and Tristate Buffers)                     | 29 |
| Table 53  | LVC MOS 1.8 V Receiver Characteristics (Input Buffers)                                                     | 30 |
| Table 54  | LVC MOS 1.8 V AC Calibrated Impedance Option                                                               | 30 |
| Table 55  | LVC MOS 1.8 V AC Test Parameter Specifications                                                             | 30 |
| Table 56  | LVC MOS 1.8 V Transmitter Drive Strength Specifications                                                    | 30 |
| Table 57  | LVC MOS 1.8 V Transmitter Characteristics for DDRIO I/O Bank with Fixed Code (Output and Tristate Buffers) | 31 |
| Table 58  | LVC MOS 1.5 V DC Recommended Operating Conditions                                                          | 32 |
| Table 59  | LVC MOS 1.5 V DC Input Voltage Specification                                                               | 32 |
| Table 60  | LVC MOS 1.8 V Transmitter Characteristics for MSIO I/O Bank                                                | 32 |
| Table 61  | LVC MOS 1.8 V Transmitter Characteristics for MSIOD I/O Bank                                               | 32 |
| Table 62  | LVC MOS 1.5 V DC Output Voltage Specification                                                              | 33 |
| Table 63  | LVC MOS 1.5 V AC Minimum and Maximum Switching Speed                                                       | 33 |
| Table 64  | LVC MOS 1.5 V AC Calibrated Impedance Option                                                               | 33 |
| Table 65  | LVC MOS 1.5 V AC Test Parameter Specifications                                                             | 33 |
| Table 66  | LVC MOS 1.5 V Transmitter Drive Strength Specifications                                                    | 33 |
| Table 67  | LVC MOS 1.5 V Receiver Characteristics for DDRIO I/O Bank with Fixed Codes (Input Buffers)                 | 34 |
| Table 68  | LVC MOS 1.5 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)                                   | 34 |
| Table 69  | LVC MOS 1.5 V Receiver Characteristics for MSIOD I/O Bank (Input Buffers)                                  | 34 |
| Table 70  | LVC MOS 1.5 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)                 | 34 |
| Table 71  | LVC MOS 1.5 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)                  | 35 |
| Table 72  | LVC MOS 1.2 V DC Recommended DC Operating Conditions                                                       | 36 |
| Table 73  | LVC MOS 1.2 V DC Input Voltage Specification                                                               | 36 |
| Table 74  | LVC MOS 1.2 V DC Output Voltage Specification                                                              | 36 |
| Table 75  | LVC MOS 1.2 V Minimum and Maximum AC Switching Speed                                                       | 36 |
| Table 76  | LVC MOS 1.5 V Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)                 | 36 |
| Table 77  | LVC MOS 1.2 V Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers)                  | 37 |
| Table 78  | LVC MOS 1.2 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)                                   | 37 |
| Table 79  | LVC MOS 1.2 V AC Calibrated Impedance Option                                                               | 37 |
| Table 80  | LVC MOS 1.2 V AC Test Parameter Specifications                                                             | 37 |
| Table 81  | LVC MOS 1.2 V Transmitter Drive Strength Specifications                                                    | 37 |
| Table 82  | LVC MOS 1.2 V Receiver Characteristics for MSIOD I/O Bank (Input Buffers)                                  | 38 |
| Table 83  | LVC MOS 1.2 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)                 | 38 |
| Table 84  | LVC MOS 1.2 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)                  | 38 |
| Table 85  | PCI/PCI-X DC Recommended Operating Conditions                                                              | 39 |
| Table 86  | PCI/PCI-X DC Input Voltage Specification                                                                   | 39 |
| Table 87  | PCI/PCI-X DC Output Voltage Specification                                                                  | 39 |
| Table 88  | PCI/PCI-X Minimum and Maximum AC Switching Speed                                                           | 39 |
| Table 89  | PCI/PCI-X AC Test Parameter Specifications                                                                 | 39 |
| Table 90  | LVC MOS 1.2 V Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)                 | 39 |
| Table 91  | PCI/PCIX AC Switching Characteristics for Receiver for MSIO I/O Bank (Input Buffers)                       | 40 |
| Table 92  | PCI/PCIX AC Switching Characteristics for Transmitter for MSIO I/O Bank (Output and Tristate Buffers)      | 40 |
| Table 93  | HSTL Recommended DC Operating Conditions                                                                   | 40 |
| Table 94  | HSTL DC Input Voltage Specification                                                                        | 40 |
| Table 95  | HSTL DC Output Voltage Specification Applicable to DDRIO I/O Bank Only                                     | 41 |
| Table 96  | HSTL DC Differential Voltage Specification                                                                 | 41 |
| Table 97  | HSTL AC Differential Voltage Specifications                                                                | 41 |
| Table 98  | HSTL Minimum and Maximum AC Switching Speed                                                                | 41 |
| Table 99  | HSTL Impedance Specification                                                                               | 41 |
| Table 100 | HSTL Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers)                           | 42 |
| Table 101 | HSTL Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)                          | 42 |
| Table 102 | HSTL AC Test Parameter Specification                                                                       | 42 |
| Table 103 | DDR1/SSTL2 DC Recommended Operating Conditions                                                             | 43 |
| Table 104 | DDR1/SSTL2 DC Input Voltage Specification                                                                  | 43 |
| Table 105 | DDR1/SSTL2 DC Output Voltage Specification                                                                 | 43 |
| Table 106 | DDR1/SSTL2 DC Differential Voltage Specification                                                           | 43 |
| Table 107 | SSTL2 Receiver Characteristics for DDRIO I/O Bank (Input Buffers)                                          | 44 |

|           |                                                                                                           |    |
|-----------|-----------------------------------------------------------------------------------------------------------|----|
| Table 161 | LVDS DC Input Voltage Specification                                                                       | 55 |
| Table 162 | LVDS25 Receiver Characteristics for MSIO I/O Bank (Input Buffers)                                         | 56 |
| Table 163 | LVDS DC Output Voltage Specification                                                                      | 56 |
| Table 164 | LVDS DC Differential Voltage Specification                                                                | 56 |
| Table 165 | LVDS Minimum and Maximum AC Switching Speed                                                               | 56 |
| Table 166 | LVDS AC Impedance Specifications                                                                          | 56 |
| Table 167 | LVDS AC Test Parameter Specifications                                                                     | 56 |
| Table 168 | LVDS33 Receiver Characteristics for MSIO I/O Bank (Input Buffers)                                         | 57 |
| Table 169 | LVDS33 Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)                        | 57 |
| Table 170 | LVDS25 Receiver Characteristics for MSIOD I/O Bank (Input Buffers)                                        | 57 |
| Table 171 | LVDS25 Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)                        | 57 |
| Table 172 | LVDS25 Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)                       | 57 |
| Table 173 | B-LVDS Recommended DC Operating Conditions                                                                | 58 |
| Table 174 | B-LVDS DC Input Voltage Specification                                                                     | 58 |
| Table 175 | B-LVDS DC Output Voltage Specification (for MSIO I/O Bank Only)                                           | 58 |
| Table 176 | B-LVDS DC Differential Voltage Specification                                                              | 58 |
| Table 177 | B-LVDS Minimum and Maximum AC Switching Speed                                                             | 58 |
| Table 178 | B-LVDS AC Impedance Specifications                                                                        | 58 |
| Table 179 | B-LVDS AC Test Parameter Specifications                                                                   | 58 |
| Table 180 | B-LVDS AC Switching Characteristics for Receiver for MSIO I/O Bank (Input Buffers)                        | 59 |
| Table 181 | B-LVDS AC Switching Characteristics for Receiver for MSIOD I/O Bank (Input Buffers)                       | 59 |
| Table 182 | B-LVDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)     | 59 |
| Table 183 | M-LVDS Recommended DC Operating Conditions                                                                | 59 |
| Table 184 | M-LVDS DC Input Voltage Specification                                                                     | 59 |
| Table 185 | M-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)                      | 60 |
| Table 186 | M-LVDS DC Voltage Specification Output Voltage Specification (for MSIO I/O Bank Only)                     | 60 |
| Table 187 | M-LVDS Differential Voltage Specification                                                                 | 60 |
| Table 188 | M-LVDS Minimum and Maximum AC Switching Speed for MSIO I/O Bank                                           | 60 |
| Table 189 | M-LVDS AC Impedance Specifications                                                                        | 60 |
| Table 190 | M-LVDS AC Test Parameter Specifications                                                                   | 60 |
| Table 191 | Mini-LVDS Recommended DC Operating Conditions                                                             | 61 |
| Table 192 | Mini-LVDS DC Input Voltage Specification                                                                  | 61 |
| Table 193 | Mini-LVDS DC Output Voltage Specification                                                                 | 61 |
| Table 194 | Mini-LVDS DC Differential Voltage Specification                                                           | 61 |
| Table 195 | Mini-LVDS Minimum and Maximum AC Switching Speed                                                          | 61 |
| Table 196 | M-LVDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers)                     | 61 |
| Table 197 | M-LVDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)     | 61 |
| Table 198 | Mini-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)                   | 62 |
| Table 199 | Mini-LVDS AC Switching Characteristics for Transmitter for MSIO I/O Bank (Output and Tristate Buffers)    | 62 |
| Table 200 | Mini-LVDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers) | 62 |
| Table 201 | Mini-LVDS AC Impedance Specifications                                                                     | 62 |
| Table 202 | Mini-LVDS AC Test Parameter Specifications                                                                | 62 |
| Table 203 | RSDS Recommended DC Operating Conditions                                                                  | 63 |
| Table 204 | RSDS DC Input Voltage Specification                                                                       | 63 |
| Table 205 | RSDS DC Output Voltage Specification                                                                      | 63 |
| Table 206 | RSDS Differential Voltage Specification                                                                   | 63 |
| Table 207 | RSDS Minimum and Maximum AC Switching Speed                                                               | 63 |
| Table 208 | RSDS AC Impedance Specifications                                                                          | 63 |
| Table 209 | RSDS AC Test Parameter Specifications                                                                     | 63 |
| Table 210 | RSDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)                        | 64 |
| Table 211 | RSDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers)                       | 64 |
| Table 212 | RSDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)       | 64 |
| Table 213 | RSDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers)      | 64 |

|           |                                                                                 |     |
|-----------|---------------------------------------------------------------------------------|-----|
| Table 273 | eNVM Page Programming                                                           | 104 |
| Table 274 | SRAM PUF                                                                        | 105 |
| Table 275 | Non-Deterministic Random Bit Generator (NRBG)                                   | 106 |
| Table 276 | Cryptographic Block Characteristics                                             | 106 |
| Table 277 | Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz)  | 107 |
| Table 278 | Electrical Characteristics of the Crystal Oscillator – Medium Gain Mode (2 MHz) | 108 |
| Table 279 | Electrical Characteristics of the Crystal Oscillator – Low Gain Mode (32 kHz)   | 108 |
| Table 280 | Electrical Characteristics of the 50 MHz RC Oscillator                          | 109 |
| Table 281 | Electrical Characteristics of the 1 MHz RC Oscillator                           | 109 |
| Table 282 | IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Specification                         | 110 |
| Table 283 | IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Jitter Specifications                 | 111 |
| Table 284 | JTAG 1532 for 005, 010, 025, and 050 Devices                                    | 112 |
| Table 285 | JTAG 1532 for 060, 090, and 150 Devices                                         | 112 |
| Table 286 | System Controller SPI Characteristics for All Devices                           | 113 |
| Table 287 | Supported I/O Configurations for System Controller SPI (for MSIO Bank Only)     | 113 |
| Table 288 | Power-up to Functional Times for SmartFusion2                                   | 114 |
| Table 289 | Power-up to Functional Times for IGLOO2                                         | 115 |
| Table 290 | DEVRST_N Characteristics for All Devices                                        | 116 |
| Table 291 | DEVRST_N to Functional Times for SmartFusion2                                   | 116 |
| Table 292 | DEVRST_N to Functional Times for IGLOO2                                         | 118 |
| Table 293 | Flash*Freeze Entry and Exit Times                                               | 119 |
| Table 294 | DDR Memory Interface Characteristics                                            | 120 |
| Table 295 | SFP Transceiver Electrical Characteristics                                      | 120 |
| Table 296 | Transmitter Parameters                                                          | 121 |
| Table 297 | Receiver Parameters                                                             | 122 |
| Table 298 | SerDes Protocol Compliance                                                      | 122 |
| Table 299 | SerDes Reference Clock AC Specifications                                        | 123 |
| Table 300 | HCSL Minimum and Maximum DC Input Levels (Applicable to SerDes REFCLK Only)     | 123 |
| Table 301 | HCSL Minimum and Maximum AC Switching Speeds (Applicable to SerDes REFCLK Only) | 123 |
| Table 302 | Maximum Frequency for MSS Main Clock                                            | 123 |
| Table 303 | I2C Characteristics                                                             | 124 |
| Table 304 | I2C Switching Characteristics                                                   | 125 |
| Table 305 | SPI Characteristics for All Devices                                             | 126 |
| Table 306 | CAN Controller Characteristics                                                  | 128 |
| Table 307 | USB Characteristics                                                             | 128 |
| Table 308 | MMUART Characteristics                                                          | 129 |
| Table 309 | Maximum Frequency for HPMS Main Clock                                           | 129 |
| Table 310 | SPI Characteristics for All Devices                                             | 129 |

# 1 Revision History

---

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

## 1.1 Revision 11.0

The following is a summary of the changes in revision 11.0 of this document.

- Updated Table 24, page 22 with minimum and maximum values for input current low and high (SAR 73114 and 80314).
- Added Non-Deterministic Random Bit Generator (NRBG) Characteristics, page 106 (SAR 73114 and 79517).
- Added 060 device in Table 282, page 110 (SAR 79860).
- Added DEVRST\_N to Functional Times, page 116 (SAR 73114).
- Added Cryptographic Block Characteristics, page 106 (SAR 73114 and 79516).
- Update Table 296, page 121 with VTX-AMP details (SAR 81756).
- Update note in Table 297, page 122 (SAR 74570 and 80677).
- Update Table 298, page 122 with generic EPCS details (SAR 75307).
- Added Table 308, page 129 (SAR 50424).

## 1.2 Revision 10.0

The following is a summary of the changes in revision 10.0 of this document.

- The Surge Current on VDD during DEVRST\_B Assertion and Surge Current on VDD during Digest Check using System Services tables were deleted and added reference to *AC393: Board Design Guidelines for SmartFusion2 SoC and IGLOO2 FPGAs Application Note*. (SAR 76865 and 76623).
- Added 060 device in Table 4, page 6 (SAR 76383).
- Updated Table 24, page 22 for ramp time input (SAR 72103).
- Added 060 device details in Table 284, page 112 (SAR 74927).
- Updated Table 290, page 116 for name change (SAR 74925).
- Updated Table 283, page 111 for 060 FG676 Package details (SAR 78849).
- Updated Table 305, page 126 for SmartFusion2 and Table 310, page 129 for IGLOO2 for SPI timing and Fmax (SAR 56645, 75331).
- Updated Table 293, page 119 for Flash\*Freeze entry and exit times (SAR 75329, 75330).
- Updated Table 297, page 122 for RX-CID information (SAR 78271).
- Added Table 8, page 8 and Figure 1, page 9 (SAR 78932).
- Updated Table 223, page 76 for timing characteristics and Table 224, page 77 (SAR 75998).
- Added SRAM PUF, page 105 (SAR 64406).
- Added a footnote on digest cycle in Table 5, page 7 (SAR 79812).

## 1.3 Revision 9.0

The following is a summary of the changes in revision 9.0 of this document.

- Added a note in Table 5, page 7 (SAR 71506).
- Added a note in Table 6, page 8 (SAR 74616).
- Added a note in Figure 3, page 17 (SAR 71506).
- Updated Quiescent Supply Current for 060 in Table 11, page 12 and Table 12, page 13 (SAR 74483).
- Updated programming currents for 060 in Table 13, page 13, Table 14, page 13, and Table 15, page 14.
- Added DEVRST\_B assertion tables (SAR 74708).
- Updated I/O speeds for LVDS 3.3 V in Table 18, page 19 and Table 21, page 20 (SAR 69829).
- Updated Table 24, page 22 (SAR 69418).
- Updated Table 25, page 22, Table 26, page 23, Table 27, page 23 (SAR 74570).
- Updated all AC/DC table to link to the Input Capacitance, Leakage Current, and Ramp Time, page 22 for reference (SAR 69418).

## 1.9 Revision 3.0

In revision 3.0 of this document, the Theta B/C columns and FCS325 package was updated. For more information, see Table 9, page 10 (SAR 62002).

## 1.10 Revision 2.0

The following is a summary of the changes in revision 2.0 of this document.

- Table 1, page 4 was updated (SAR 59056).
- Table 7, page 8 temperature and data retention information was updated SAR (61363).
- Storage Operating Table was updated and split into three tables – Table 5, page 7, Table 7, page 8 (SAR 58725).
- Updated Theta B/C columns and FCS325 package in Table 9, page 10 (SAR 62002).
- Added 090-FCS325 thermal resistance to Table 9, page 10 (SAR 59384).
- TQ144 package was added to Table 9, page 10 (SAR 57708).
- Added PLL jitter data for the VF400 package (SAR 53162).
- Added Additional Worst Case IDD to Table 11, page 12 and Table 12, page 13 (SAR 59077).
- Table 13, page 13, Table 14, page 13, and Table 15, page 14 were added to verify Inrush currents (SAR 56348).
- Table 18, page 19 and Table 21, page 20 – I/O speeds were replaced.
- Max speed was changed in Table 41, page 26 (SAR 57221) and in Table 52, page 29 (SAR 57113).
- Minimum and Maximum DC/AC Input and Output Levels Specification, page 29 and Table 49, page 29–Table 57, page 31 were added.
- Added Cload to Table 89, page 39 (SAR 56238).
- Removed "Rs" information in DDR Timing Measurement Table 123, page 47, Table 133, page 49, and Table 144, page 52.
- Updated drive programming for M/B-LVDS outputs (SAR 58154).
- Added an inverter bubble to DDR\_IN latch in Figure 10, page 70 (SAR 61418).
- QF waveform in Figure 11, page 71 was updated (SAR 59816).
- uSRAM Write Clock minimum values were updated in Table 237, page 86–Table 243, page 93 (SAR 55236).
- Fixed typo in the 32 kHz Crystal (XTAL) oscillator accuracy data section (SAR 59669).
- The "On-Chip Oscillator" section was split, and the Embedded NVM (eNVM) Characteristics, page 104 was added. Table 277, page 107–Table 281, page 109 were revised.(SARs 57898 and 59669).
- PLL VCP Frequency and conditions were added to Table 282, page 110 (SAR 57416).
- Fixed typo for PLL jitter data in the 100-400 MHz range (SAR 60727).
- Updated FCCC information in Table 282, page 110 and Table 283, page 111 (SAR 60799).
- Device 025 specifications were added to Table 283, page 111 (SAR 51625).
- JTAG Table 284, page 112 was replaced (SAR 51188).
- Flash\*Freeze Table 293, page 119 was replaced (SAR 57828).
- Added support for HCSL I/O Standard for SERDES reference clocks in Table 300, page 123 and Table 301, page 123 (SAR 50748).
- Tir and Tif parameters were added to Table 303, page 124 (SAR 52203).
- Speed grade consistency was fixed in tables throughout the datasheet (SAR 50722).
- Added jitter attenuation information (SAR 59405).

## 1.11 Revision 1.0

The following is a summary of the changes in revision 1.0 of this document.

- The IGLOO2 v2 and the SmartFusion2 v5 datasheets are combined into this single product family datasheet.

The following table lists the embedded operating flash limits.

**Table 6 • Embedded Operating Flash Limits**

| Product Grade | Element        | Programming Temperature                                                            | Maximum Operating Temperature                                                      | Programming Cycles                                                    | Retention (Biased/Unbiased) |
|---------------|----------------|------------------------------------------------------------------------------------|------------------------------------------------------------------------------------|-----------------------------------------------------------------------|-----------------------------|
| Commercial    | Embedded flash | Min $T_J = 0\text{ }^{\circ}\text{C}$<br>Max $T_J = 85\text{ }^{\circ}\text{C}$    | Min $T_J = 0\text{ }^{\circ}\text{C}$<br>Max $T_J = 85\text{ }^{\circ}\text{C}$    | < 1000 cycles per page,<br>up to two million cycles<br>per eNVM array | 20 years                    |
|               |                |                                                                                    | Min $T_J = 0\text{ }^{\circ}\text{C}$<br>Max $T_J = 85\text{ }^{\circ}\text{C}$    | < 10000 cycles per page,<br>up to 20 million cycles per<br>eNVM array | 10 years                    |
| Industrial    | Embedded flash | Min $T_J = -40\text{ }^{\circ}\text{C}$<br>Max $T_J = 100\text{ }^{\circ}\text{C}$ | Min $T_J = -40\text{ }^{\circ}\text{C}$<br>Max $T_J = 100\text{ }^{\circ}\text{C}$ | < 1000 cycles per page,<br>up to two million cycles<br>per eNVM array | 20 years                    |
|               |                |                                                                                    | Min $T_J = -40\text{ }^{\circ}\text{C}$<br>Max $T_J = 100\text{ }^{\circ}\text{C}$ | < 10000 cycles per page,<br>up to 20 million cycles per<br>eNVM array | 10 years                    |

**Note:** If your product qualification requires accelerated programming cycles, see *Microsemi SoC Products Quality and Reliability Report* about recommended methodologies.

**Table 7 • Device Storage Temperature and Retention**

| Product Grade | Storage Temperature ( $T_{stg}$ )                                                  | Retention |
|---------------|------------------------------------------------------------------------------------|-----------|
| Commercial    | Min $T_J = 0\text{ }^{\circ}\text{C}$<br>Max $T_J = 85\text{ }^{\circ}\text{C}$    | 20 years  |
| Industrial    | Min $T_J = -40\text{ }^{\circ}\text{C}$<br>Max $T_J = 100\text{ }^{\circ}\text{C}$ | 20 years  |

**Table 8 • High Temperature Data Retention (HTR) Lifetime**


| $T_J$ (C) | HTR Lifetime <sup>1</sup> (yrs) |
|-----------|---------------------------------|
| 90        | 20.5                            |
| 95        | 20.5                            |
| 100       | 20.5                            |
| 105       | 17.0                            |
| 110       | 15.0                            |
| 115       | 13.0                            |
| 120       | 11.5                            |
| 125       | 10.0                            |
| 130       | 8.0                             |
| 135       | 6.0                             |
| 140       | 4.5                             |
| 145       | 3.0                             |
| 150       | 1.5                             |

1. HTR Lifetime is the period during which a verify failure is not expected due to flash leakage.

### 2.3.5.3 Tristate Buffer and AC Loading

The tristate path for enable path loadings is described in the respective specifications. The following figure shows the methodology of characterization illustrated by the enable path test point.

**Figure 5 • Tristate Buffer for Enable Path Test Point**



### 2.3.5.4 I/O Speeds

This section describes the maximum data rate summary of I/O in worst-case industrial conditions. See the individual I/O standards for operating conditions.

**Table 18 • Maximum Data Rate Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions**

| I/O                      | MSIO | MSIOD | DDRIO | Unit |
|--------------------------|------|-------|-------|------|
| PCI 3.3 V                | 630  |       |       | Mbps |
| LVTTL 3.3 V              | 600  |       |       | Mbps |
| LVC MOS 3.3 V            | 600  |       |       | Mbps |
| LVC MOS 2.5 V            | 410  | 420   | 400   | Mbps |
| LVC MOS 1.8 V            | 295  | 400   | 400   | Mbps |
| LVC MOS 1.5 V            | 160  | 220   | 235   | Mbps |
| LVC MOS 1.2 V            | 120  | 160   | 200   | Mbps |
| LPDDR-LVC MOS 1.8 V mode |      |       | 400   | Mbps |



## 2.3.5.6 Single-Ended I/O Standards

### 2.3.5.6.1 Low Voltage Complementary Metal Oxide Semiconductor (LVCMOS)

LVCMOS is a widely used switching standard implemented in CMOS transistors. This standard is defined by JEDEC (JESD 8-5). The LVCMOS standards supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs are: LVCMOS12, LVCMOS15, LVCMOS18, LVCMOS25, and LVCMOS33.

### 2.3.5.6.2 3.3 V LVCMOS/LVTTL

LVCMOS 3.3 V or Low-Voltage Transistor-Transistor Logic (LVTTL) is a general standard for 3.3 V applications.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 29 • LVTTL/LVCMOS 3.3 V DC Recommended DC Operating Conditions (Applicable to MSIO I/O Bank Only)**

| Parameter      | Symbol    | Min  | Typ | Max  | Unit |
|----------------|-----------|------|-----|------|------|
| Supply voltage | $V_{DDI}$ | 3.15 | 3.3 | 3.45 | V    |

**Table 30 • LVTTL/LVCMOS 3.3 V Input Voltage Specification (Applicable to MSIO I/O Bank Only)**

| Parameter                       | Symbol        | Min  | Max  | Unit |
|---------------------------------|---------------|------|------|------|
| DC input logic high             | $V_{IH}$ (DC) | 2.0  | 3.45 | V    |
| DC input logic low              | $V_{IL}$ (DC) | −0.3 | 0.8  | V    |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |      |      |      |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |      |      |      |

1. See Table 24, page 22.

**Table 31 • LVCMOS 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only)**

| Parameter                         | Symbol   | Min             | Max | Unit |
|-----------------------------------|----------|-----------------|-----|------|
| DC output logic high <sup>1</sup> | $V_{OH}$ | $V_{DDI} - 0.4$ |     | V    |
| DC output logic low <sup>1</sup>  | $V_{OL}$ |                 | 0.4 | V    |

1. The  $V_{OH}/V_{OL}$  test points selected ensure compliance with LVCMOS 3.3 V JESD8-B requirements.

**Table 32 • LVTTL 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only)**

| Parameter            | Symbol   | Min | Max | Unit |
|----------------------|----------|-----|-----|------|
| DC output logic high | $V_{OH}$ | 2.4 |     | V    |
| DC output logic low  | $V_{OL}$ |     | 0.4 | V    |

**Table 33 • LVTTL/LVCMOS 3.3 V AC Maximum Switching Speed (Applicable to MSIO I/O Bank Only)**

| Parameter                             | Symbol    | Max | Unit | Conditions                                 |
|---------------------------------------|-----------|-----|------|--------------------------------------------|
| Maximum data rate (for MSIO I/O bank) | $D_{MAX}$ | 600 | Mbps | AC loading: 17 pF load, maximum drive/slew |

**Table 112 • SSTL2 Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

|                     |                          | $T_{PY}$ |       | Unit |
|---------------------|--------------------------|----------|-------|------|
|                     | On-Die Termination (ODT) | -1       | -Std  |      |
| Pseudo differential | None                     | 2.798    | 3.293 | ns   |
| True differential   | None                     | 2.733    | 3.215 | ns   |

**Table 113 • DDR1/SSTL2 Receiver Characteristics for MSIOD I/O Bank (Input Buffers)**

|                     |                          | $T_{PY}$ |       | Unit |
|---------------------|--------------------------|----------|-------|------|
|                     | On-Die Termination (ODT) | -1       | -Std  |      |
| Pseudo differential | None                     | 2.476    | 2.913 | ns   |
| True differential   | None                     | 2.475    | 2.911 | ns   |

**Table 114 • SSTL2 Class I Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

|              | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|--------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| Single-ended | 2.26     | 2.66  | 1.99     | 2.341 | 1.985    | 2.335 | 2.135    | 2.512 | 2.13     | 2.505 | ns   |
| Differential | 2.26     | 2.658 | 2.202    | 2.591 | 2.201    | 2.589 | 2.393    | 2.815 | 2.392    | 2.814 | ns   |

**Table 115 • DDR1/SSTL2 Class I Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

|              | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|--------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| Single-ended | 2.055    | 2.417 | 2.037    | 2.396 | 2.03     | 2.388 | 2.068    | 2.433 | 2.061    | 2.425 | ns   |
| Differential | 2.192    | 2.58  | 2.434    | 2.864 | 2.425    | 2.852 | 2.164    | 2.545 | 2.156    | 2.536 | ns   |

**Table 116 • DDR1/SSTL2 Class I Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)**

|              | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|--------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| Single-ended | 1.512    | 1.779 | 1.462    | 1.72  | 1.462    | 1.72  | 1.676    | 1.972 | 1.676    | 1.971 | ns   |
| Differential | 1.676    | 1.971 | 1.774    | 2.087 | 1.766    | 2.077 | 1.854    | 2.181 | 1.845    | 2.171 | ns   |

**Table 117 • DDR1/SSTL2 Class II Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

|              | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|--------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| Single-ended | 2.122    | 2.497 | 1.906    | 2.243 | 1.902    | 2.237 | 2.061    | 2.424 | 2.056    | 2.418 | ns   |
| Differential | 2.127    | 2.501 | 2.042    | 2.402 | 2.043    | 2.403 | 2.363    | 2.78  | 2.365    | 2.781 | ns   |

**Table 122 • SSTL18 DC Differential Voltage Specification**

| Parameter                     | Symbol        | Min | Unit |
|-------------------------------|---------------|-----|------|
| DC input differential voltage | $V_{ID}$ (DC) | 0.3 | V    |

**Table 123 • SSTL18 AC Differential Voltage Specifications (Applicable to DDRIO Bank Only)**

| Parameter                           | Symbol          | Min                          | Max                          | Unit |
|-------------------------------------|-----------------|------------------------------|------------------------------|------|
| AC input differential voltage       | $V_{DIFF}$ (AC) | 0.5                          |                              | V    |
| AC differential cross point voltage | $V_x$ (AC)      | $0.5 \times V_{DDI} - 0.175$ | $0.5 \times V_{DDI} + 0.175$ | V    |

**Table 124 • SSTL18 Minimum and Maximum AC Switching Speed (Applicable to DDRIO Bank Only)**

| Parameter                              | Symbol    | Max | Unit | Conditions                          |
|----------------------------------------|-----------|-----|------|-------------------------------------|
| Maximum data rate (for DDRIO I/O bank) | $D_{MAX}$ | 667 | Mbps | AC loading: per JEDEC specification |

**Table 125 • SSTL18 AC Impedance Specifications (Applicable to DDRIO Bank Only)**

| Parameter                                                         | Symbol    | Typ         | Unit     | Conditions                        |
|-------------------------------------------------------------------|-----------|-------------|----------|-----------------------------------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | $R_{REF}$ | 20, 42      | $\Omega$ | Reference resistor = 150 $\Omega$ |
| Effective impedance value (ODT)                                   | $R_{TT}$  | 50, 75, 150 | $\Omega$ | Reference resistor = 150 $\Omega$ |

**Table 126 • SSTL18 AC Test Parameter Specifications (Applicable to DDRIO Bank Only)**

| Parameter                                                                        | Symbol      | Typ | Unit     |
|----------------------------------------------------------------------------------|-------------|-----|----------|
| Measuring/trip point for data path                                               | $V_{TRIP}$  | 0.9 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$   | 2K  | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$   | 5   | pF       |
| Reference resistance for data test path for SSTL18 Class I ( $T_{DP}$ )          | $RTT\_TEST$ | 50  | $\Omega$ |
| Reference resistance for data test path for SSTL18 Class II ( $T_{DP}$ )         | $RTT\_TEST$ | 25  | $\Omega$ |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$  | 5   | pF       |

**AC Switching Characteristics**

Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 1.71\text{ V}$

**Table 127 • DDR2/SSTL18 Receiver Characteristics for DDRIO I/O Bank with Fixed Code**

|                     |      | $T_{PY}$ |       | Unit |
|---------------------|------|----------|-------|------|
|                     |      | -1       | -Std  |      |
| Pseudo differential | None | 1.567    | 1.844 | ns   |
| True differential   | None | 1.588    | 1.869 | ns   |

**Table 136 • SSTL15 AC Test Parameter Specifications (for DDRIO I/O Bank Only)**

| Parameter                                                                        | Symbol      | Typ  | Unit     |
|----------------------------------------------------------------------------------|-------------|------|----------|
| Measuring/trip point for data path                                               | $V_{TRIP}$  | 0.75 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$   | 2K   | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$   | 5    | pF       |
| Reference resistance for data test path for SSTL15 Class I ( $T_{DP}$ )          | $RTT\_TEST$ | 50   | $\Omega$ |
| Reference resistance for data test path for SSTL15 Class II ( $T_{DP}$ )         | $RTT\_TEST$ | 25   | $\Omega$ |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$  | 5    | pF       |

**AC Switching Characteristics**

Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 1.425\text{ V}$

**Table 137 • DDR3/SSTL15 Receiver Characteristics for DDRIO I/O Bank – with Calibration Only**

|                          |      | $T_{PY}$ |       | Unit |
|--------------------------|------|----------|-------|------|
| On-Die Termination (ODT) |      | -1       | -Std  |      |
| Pseudo differential      | None | 1.605    | 1.888 | ns   |
|                          | 20   | 1.616    | 1.901 | ns   |
|                          | 30   | 1.613    | 1.897 | ns   |
|                          | 40   | 1.611    | 1.895 | ns   |
|                          | 60   | 1.609    | 1.893 | ns   |
|                          | 120  | 1.607    | 1.89  | ns   |
| True differential        | None | 1.623    | 1.91  | ns   |
|                          | 20   | 1.637    | 1.926 | ns   |
|                          | 30   | 1.63     | 1.918 | ns   |
|                          | 40   | 1.626    | 1.914 | ns   |
|                          | 60   | 1.622    | 1.91  | ns   |
|                          | 120  | 1.619    | 1.905 | ns   |

**Table 138 • DDR3/SSTL15 Transmitter Characteristics (Output and Tristate Buffers)**

|                                                        | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> |       | T <sub>LZ</sub> |       | Unit |
|--------------------------------------------------------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|------|
|                                                        | −1              | −Std  | −1              | −Std  | −1              | −Std  | −1              | −Std  | −1              | −Std  |      |
| DDR3 Reduced Drive/SSTL15 Class I (for DDRIO I/O Bank) |                 |       |                 |       |                 |       |                 |       |                 |       |      |
| Single-ended                                           | 2.533           | 2.98  | 2.522           | 2.967 | 2.523           | 2.968 | 2.427           | 2.855 | 2.428           | 2.856 | ns   |
| Differential                                           | 2.555           | 3.005 | 3.073           | 3.615 | 3.073           | 3.615 | 2.416           | 2.843 | 2.416           | 2.843 | ns   |
| DDR3 Full Drive/SSTL15 Class II (for DDRIO I/O Bank)   |                 |       |                 |       |                 |       |                 |       |                 |       |      |
| Single-ended                                           | 2.53            | 2.977 | 2.514           | 2.958 | 2.516           | 2.96  | 2.422           | 2.849 | 2.425           | 2.852 | ns   |
| Differential                                           | 2.552           | 3.002 | 2.591           | 3.048 | 2.59            | 3.047 | 2.882           | 3.391 | 2.881           | 3.39  | ns   |

### 2.3.6.6 Low Power Double Data Rate (LPDDR)

LPDDR reduced and full drive low power double data rate standards are supported in IGLOO2 FPGA and SmartFusion2 SoC FPGA I/Os. This standard requires a differential amplifier input buffer and a push-pull output buffer.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 139 • LPDDR DC Recommended DC Operating Conditions**

| Parameter               | Symbol    | Min   | Typ   | Max   |
|-------------------------|-----------|-------|-------|-------|
| Supply voltage          | $V_{DDI}$ | 1.71  | 1.8   | 1.89  |
| Termination voltage     | $V_{TT}$  | 0.838 | 0.900 | 0.964 |
| Input reference voltage | $V_{REF}$ | 0.838 | 0.900 | 0.964 |

**Table 140 • LPDDR DC Input Voltage Specification**

| Parameter                       | Symbol        | Min                  | Max                  |
|---------------------------------|---------------|----------------------|----------------------|
| DC input logic high             | $V_{IH}$ (DC) | $0.7 \times V_{DDI}$ | 1.89                 |
| DC input logic low              | $V_{IL}$ (DC) | -0.3                 | $0.3 \times V_{DDI}$ |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |                      |                      |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |                      |                      |

1. See Table 24, page 22.

**Table 141 • LPDDR DC Output Voltage Specification Reduced Drive**

| Parameter                        | Symbol               | Min                  | Max                  |
|----------------------------------|----------------------|----------------------|----------------------|
| DC output logic high             | $V_{OH}$             | $0.9 \times V_{DDI}$ |                      |
| DC output logic low              | $V_{OL}$             |                      | $0.1 \times V_{DDI}$ |
| Output minimum source DC current | $I_{OH}$ at $V_{OH}$ | 0.1                  |                      |
| Output minimum sink current      | $I_{OL}$ at $V_{OL}$ | -0.1                 |                      |

**Table 142 • LPDDR DC Output Voltage Specification Full Drive<sup>1</sup>**

| Parameter                        | Symbol               | Min                  | Max                  |
|----------------------------------|----------------------|----------------------|----------------------|
| DC output logic high             | $V_{OH}$             | $0.9 \times V_{DDI}$ |                      |
| DC output logic low              | $V_{OL}$             |                      | $0.1 \times V_{DDI}$ |
| Output minimum source DC current | $I_{OH}$ at $V_{OH}$ | 0.1                  |                      |
| Output minimum sink current      | $I_{OL}$ at $V_{OL}$ | -0.1                 |                      |

1. To meet JEDEC Electrical Compliance, use LPDDR Full Drive Transmitter.

**Table 143 • LPDDR DC Differential Voltage Specification**

| Parameter                     | Symbol        | Min                  |
|-------------------------------|---------------|----------------------|
| DC input differential voltage | $V_{ID}$ (DC) | $0.4 \times V_{DDI}$ |

**Table 162 • LVDS DC Output Voltage Specification**

| Parameter            | Symbol   | Min  | Typ   | Max  | Unit |
|----------------------|----------|------|-------|------|------|
| DC output logic high | $V_{OH}$ | 1.25 | 1.425 | 1.6  | V    |
| DC output logic low  | $V_{OL}$ | 0.9  | 1.075 | 1.25 | V    |

**Table 163 • LVDS DC Differential Voltage Specification**

| Parameter                         | Symbol    | Min   | Typ  | Max   | Unit |
|-----------------------------------|-----------|-------|------|-------|------|
| Differential output voltage swing | $V_{OD}$  | 250   | 350  | 450   | mV   |
| Output common mode voltage        | $V_{OCM}$ | 1.125 | 1.25 | 1.375 | V    |
| Input common mode voltage         | $V_{ICM}$ | 0.05  | 1.25 | 2.35  | V    |
| Input differential voltage        | $V_{ID}$  | 100   | 350  | 600   | mV   |

**Table 164 • LVDS Minimum and Maximum AC Switching Speed**

| Parameter                                              | Symbol    | Max | Unit | Conditions                                         |
|--------------------------------------------------------|-----------|-----|------|----------------------------------------------------|
| Maximum data rate (for MSIO I/O bank)                  | $D_{MAX}$ | 535 | Mbps | AC loading: 12 pF / 100 $\Omega$ differential load |
| Maximum data rate (for MSIOD I/O bank) no pre-emphasis | $D_{MAX}$ | 620 | Mbps | AC loading: 10 pF / 100 $\Omega$ differential load |
|                                                        |           | 700 | Mbps | AC loading: 2 pF / 100 $\Omega$ differential load  |

**Table 165 • LVDS AC Impedance Specifications**

| Parameter              | Symbol | Typ | Max | Unit     |
|------------------------|--------|-----|-----|----------|
| Termination resistance | $R_T$  | 100 |     | $\Omega$ |

**Table 166 • LVDS AC Test Parameter Specifications**

| Parameter                                                                        | Symbol     | Typ         | Unit     |
|----------------------------------------------------------------------------------|------------|-------------|----------|
| Measuring/trip point for data path                                               | $V_{TRIP}$ | Cross point | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K          | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5           | pF       |

**LVDS25 AC Switching Characteristics**

Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$

**Table 167 • LVDS25 Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

| On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|--------------------------|----------|-------|------|
|                          | -1       | -Std  |      |
| None                     | 2.774    | 3.263 | ns   |
| 100                      | 2.775    | 3.264 | ns   |

**Table 221 • Input DDR Propagation Delays (continued)**

| Symbol                  | Description                                         | Measuring Nodes<br>(from, to) | -1    | -Std  | Unit |
|-------------------------|-----------------------------------------------------|-------------------------------|-------|-------|------|
| T <sub>DDRIWAL</sub>    | Asynchronous load minimum pulse width for input DDR | F, F                          | 0.304 | 0.357 | ns   |
| T <sub>DDRICKMPWH</sub> | Clock minimum pulse width high for input DDR        | B, B                          | 0.075 | 0.088 | ns   |
| T <sub>DDRICKMPWL</sub> | Clock minimum pulse width low for input DDR         | B, B                          | 0.159 | 0.187 | ns   |

**Table 232 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 2K × 9 (continued)**

| Parameter                                                              | Symbol                | –1     |       | –Std   |       | Unit |
|------------------------------------------------------------------------|-----------------------|--------|-------|--------|-------|------|
|                                                                        |                       | Min    | Max   | Min    | Max   |      |
| Address setup time                                                     | $T_{\text{ADDRSU}}$   | 0.475  |       | 0.559  |       | ns   |
| Address hold time                                                      | $T_{\text{ADDRHD}}$   | 0.274  |       | 0.322  |       | ns   |
| Data setup time                                                        | $T_{\text{DSU}}$      | 0.336  |       | 0.395  |       | ns   |
| Data hold time                                                         | $T_{\text{DHD}}$      | 0.082  |       | 0.096  |       | ns   |
| Block select setup time                                                | $T_{\text{BLKSU}}$    | 0.207  |       | 0.244  |       | ns   |
| Block select hold time                                                 | $T_{\text{BLKHD}}$    | 0.216  |       | 0.254  |       | ns   |
| Block select to out disable time (when pipelined register is disabled) | $T_{\text{BLK2Q}}$    |        | 1.529 |        | 1.799 | ns   |
| Block select minimum pulse width                                       | $T_{\text{BLKMPW}}$   | 0.186  |       | 0.219  |       | ns   |
| Read enable setup time                                                 | $T_{\text{RDESU}}$    | 0.485  |       | 0.57   |       | ns   |
| Read enable hold time                                                  | $T_{\text{RDEHD}}$    | 0.071  |       | 0.083  |       | ns   |
| Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)                | $T_{\text{RDPLESU}}$  | 0.248  |       | 0.291  |       | ns   |
| Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)                 | $T_{\text{RDPLEHD}}$  | 0.102  |       | 0.12   |       | ns   |
| Asynchronous reset to output propagation delay                         | $T_{\text{R2Q}}$      |        | 1.514 |        | 1.781 | ns   |
| Asynchronous reset removal time                                        | $T_{\text{RSTREM}}$   | 0.506  |       | 0.595  |       | ns   |
| Asynchronous reset recovery time                                       | $T_{\text{RSTREC}}$   | 0.004  |       | 0.005  |       | ns   |
| Asynchronous reset minimum pulse width                                 | $T_{\text{RSTMPW}}$   | 0.301  |       | 0.354  |       | ns   |
| Pipelined register asynchronous reset removal time                     | $T_{\text{PLRSTREM}}$ | –0.279 |       | –0.328 |       | ns   |
| Pipelined register asynchronous reset recovery time                    | $T_{\text{PLRSTREC}}$ | 0.327  |       | 0.385  |       | ns   |
| Pipelined register asynchronous reset minimum pulse width              | $T_{\text{PLRSTMPW}}$ | 0.282  |       | 0.332  |       | ns   |
| Synchronous reset setup time                                           | $T_{\text{SRSTSU}}$   | 0.226  |       | 0.265  |       | ns   |
| Synchronous reset hold time                                            | $T_{\text{SRSTHD}}$   | 0.036  |       | 0.043  |       | ns   |
| Write enable setup time                                                | $T_{\text{WESU}}$     | 0.415  |       | 0.488  |       | ns   |
| Write enable hold time                                                 | $T_{\text{WEHD}}$     | 0.048  |       | 0.057  |       | ns   |
| Maximum frequency                                                      | $F_{\text{MAX}}$      |        | 400   |        | 340   | MHz  |

The following table lists the RAM1K18 – dual-port mode for depth × width configuration 4K × 4 in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 233 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 4K × 4**

| Parameter                                | Symbol                 | –1    |     | –Std  |     | Unit |
|------------------------------------------|------------------------|-------|-----|-------|-----|------|
|                                          |                        | Min   | Max | Min   | Max |      |
| Clock period                             | $T_{\text{CY}}$        | 2.5   |     | 2.941 |     | ns   |
| Clock minimum pulse width high           | $T_{\text{CLKMPWH}}$   | 1.125 |     | 1.323 |     | ns   |
| Clock minimum pulse width low            | $T_{\text{CLKMPWL}}$   | 1.125 |     | 1.323 |     | ns   |
| Pipelined clock period                   | $T_{\text{PLCY}}$      | 2.5   |     | 2.941 |     | ns   |
| Pipelined clock minimum pulse width high | $T_{\text{PLCLKMPWH}}$ | 1.125 |     | 1.323 |     | ns   |



**Table 240 •  $\mu$ SRAM (RAM128x8) in 128 × 8 Mode (continued)**

| Parameter                                                                             | Symbol         | –1     |       | –Std   |       | Unit |
|---------------------------------------------------------------------------------------|----------------|--------|-------|--------|-------|------|
|                                                                                       |                | Min    | Max   | Min    | Max   |      |
| Read address hold time in synchronous mode                                            | $T_{ADDRHD}$   | 0.091  |       | 0.107  |       | ns   |
| Read address hold time in asynchronous mode                                           |                | –0.778 |       | –0.915 |       | ns   |
| Read enable setup time                                                                | $T_{RDENSU}$   | 0.278  |       | 0.327  |       | ns   |
| Read enable hold time                                                                 | $T_{RDENHD}$   | 0.057  |       | 0.067  |       | ns   |
| Read block select setup time                                                          | $T_{BLKSU}$    | 1.839  |       | 2.163  |       | ns   |
| Read block select hold time                                                           | $T_{BLKHD}$    | –0.65  |       | –0.765 |       | ns   |
| Read block select to out disable time (when pipelined register is disabled)           | $T_{BLK2Q}$    |        | 2.036 |        | 2.396 | ns   |
| Read asynchronous reset removal time (pipelined clock)                                | $T_{RSTREM}$   | –0.023 |       | –0.027 |       | ns   |
| Read asynchronous reset removal time (non-pipelined clock)                            |                | 0.046  |       | 0.054  |       | ns   |
| Read asynchronous reset recovery time (pipelined clock)                               | $T_{RSTREC}$   | 0.507  |       | 0.597  |       | ns   |
| Read asynchronous reset recovery time (non-pipelined clock)                           |                | 0.236  |       | 0.278  |       | ns   |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | $T_{R2Q}$      |        | 0.835 |        | 0.982 | ns   |
| Read synchronous reset setup time                                                     | $T_{SRSTSU}$   | 0.271  |       | 0.319  |       | ns   |
| Read synchronous reset hold time                                                      | $T_{SRSTHD}$   | 0.061  |       | 0.071  |       | ns   |
| Write clock period                                                                    | $T_{CCY}$      | 4      |       | 4      |       | ns   |
| Write clock minimum pulse width high                                                  | $T_{CCLKMPWH}$ | 1.8    |       | 1.8    |       | ns   |
| Write clock minimum pulse width low                                                   | $T_{CCLKMPWL}$ | 1.8    |       | 1.8    |       | ns   |
| Write block setup time                                                                | $T_{BLKCSU}$   | 0.404  |       | 0.476  |       | ns   |
| Write block hold time                                                                 | $T_{BLKCHD}$   | 0.007  |       | 0.008  |       | ns   |
| Write input data setup time                                                           | $T_{DINCSU}$   | 0.115  |       | 0.135  |       | ns   |
| Write input data hold time                                                            | $T_{DINCHD}$   | 0.15   |       | 0.177  |       | ns   |
| Write address setup time                                                              | $T_{ADDRCSU}$  | 0.088  |       | 0.104  |       | ns   |
| Write address hold time                                                               | $T_{ADDRCHD}$  | 0.128  |       | 0.15   |       | ns   |
| Write enable setup time                                                               | $T_{WECSU}$    | 0.397  |       | 0.467  |       | ns   |
| Write enable hold time                                                                | $T_{WECHD}$    | –0.026 |       | –0.03  |       | ns   |
| Maximum frequency                                                                     | $F_{MAX}$      |        | 250   |        | 250   | MHz  |

**Table 242 •  $\mu$ SRAM (RAM512x2) in 512 × 2 Mode (continued)**

| Parameter                            | Symbol         | –1    |     | –Std  |     | Unit |
|--------------------------------------|----------------|-------|-----|-------|-----|------|
|                                      |                | Min   | Max | Min   | Max |      |
| Write clock period                   | $T_{CCY}$      | 4     |     | 4     |     | ns   |
| Write clock minimum pulse width high | $T_{CCLKMPWH}$ | 1.8   |     | 1.8   |     | ns   |
| Write clock minimum pulse width low  | $T_{CCLKMPWL}$ | 1.8   |     | 1.8   |     | ns   |
| Write block setup time               | $T_{BLKCSU}$   | 0.404 |     | 0.476 |     | ns   |
| Write block hold time                | $T_{BLKCHD}$   | 0.007 |     | 0.008 |     | ns   |
| Write input data setup time          | $T_{DINCSU}$   | 0.101 |     | 0.118 |     | ns   |
| Write input data hold time           | $T_{DINCHD}$   | 0.137 |     | 0.161 |     | ns   |
| Write address setup time             | $T_{ADDRCSU}$  | 0.088 |     | 0.104 |     | ns   |
| Write address hold time              | $T_{ADDRCHD}$  | 0.247 |     | 0.29  |     | ns   |
| Write enable setup time              | $T_{WECSU}$    | 0.397 |     | 0.467 |     | ns   |
| Write enable hold time               | $T_{WECHD}$    | –0.03 |     | –0.03 |     | ns   |
| Maximum frequency                    | $F_{MAX}$      |       | 250 |       | 250 | MHz  |

The following table lists the  $\mu$ SRAM in 1024 × 1 mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 243 •  $\mu$ SRAM (RAM1024x1) in 1024 × 1 Mode**

| Parameter                                                                   | Symbol          | –1    |      | –Std  |      | Unit |
|-----------------------------------------------------------------------------|-----------------|-------|------|-------|------|------|
|                                                                             |                 | Min   | Max  | Min   | Max  |      |
| Read clock period                                                           | $T_{CY}$        | 4     |      | 4     |      | ns   |
| Read clock minimum pulse width high                                         | $T_{CLKMPWH}$   | 1.8   |      | 1.8   |      | ns   |
| Read clock minimum pulse width low                                          | $T_{CLKMPWL}$   | 1.8   |      | 1.8   |      | ns   |
| Read pipeline clock period                                                  | $T_{PLCY}$      | 4     |      | 4     |      | ns   |
| Read pipeline clock minimum pulse width high                                | $T_{PLCLKMPWH}$ | 1.8   |      | 1.8   |      | ns   |
| Read pipeline clock minimum pulse width low                                 | $T_{PLCLKMPWL}$ | 1.8   |      | 1.8   |      | ns   |
| Read access time with pipeline register                                     | $T_{CLK2Q}$     |       | 0.27 |       | 0.31 | ns   |
| Read access time without pipeline register                                  |                 |       | 1.78 |       | 2.1  | ns   |
| Read address setup time in synchronous mode                                 | $T_{ADDRSU}$    | 0.301 |      | 0.354 |      | ns   |
| Read address setup time in asynchronous mode                                |                 | 1.978 |      | 2.327 |      | ns   |
| Read address hold time in synchronous mode                                  | $T_{ADDRHD}$    | 0.137 |      | 0.161 |      | ns   |
| Read address hold time in asynchronous mode                                 |                 | –0.6  |      | –0.71 |      | ns   |
| Read enable setup time                                                      | $T_{RDENSU}$    | 0.278 |      | 0.327 |      | ns   |
| Read enable hold time                                                       | $T_{RDENHD}$    | 0.057 |      | 0.067 |      | ns   |
| Read block select setup time                                                | $T_{BLKSU}$     | 1.839 |      | 2.163 |      | ns   |
| Read block select hold time                                                 | $T_{BLKHD}$     | –0.65 |      | –0.77 |      | ns   |
| Read block select to out disable time (when pipelined register is disabled) | $T_{BLK2Q}$     |       | 2.16 |       | 2.54 | ns   |
| Read asynchronous reset removal time (pipelined clock)                      | $T_{RSTREM}$    | –0.02 |      | –0.03 |      | ns   |
| Read asynchronous reset removal time (non-pipelined clock)                  |                 | 0.046 |      | 0.054 |      | ns   |

### 2.3.21 Clock Conditioning Circuits (CCC)

The following table lists the CCC/PLL specifications in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 282 • IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Specification**

| Parameter                                                      | Min   | Typ | Max  | Unit          | Conditions                                                                  |
|----------------------------------------------------------------|-------|-----|------|---------------|-----------------------------------------------------------------------------|
| Clock conditioning circuitry input frequency $F_{IN\_CCC}$     | 1     |     | 200  | MHz           | All CCC                                                                     |
|                                                                | 0.032 |     | 200  | MHz           | 32 kHz capable CCC                                                          |
| Clock conditioning circuitry output frequency $F_{OUT\_CCC}^1$ | 0.078 |     | 400  | MHz           |                                                                             |
| PLL VCO frequency <sup>2</sup>                                 | 500   |     | 1000 | MHz           |                                                                             |
| Delay increments in programmable delay blocks                  |       | 75  | 100  | ps            |                                                                             |
| Number of programmable values in each programmable delay block |       |     | 64   |               |                                                                             |
| Acquisition time                                               |       | 70  | 100  | $\mu\text{s}$ | $F_{IN} \geq 1\text{ MHz}$                                                  |
|                                                                |       | 1   | 16   | ms            | $F_{IN} = 32\text{ kHz}$                                                    |
| Input duty cycle (reference clock)                             |       |     |      |               | Internal Feedback                                                           |
|                                                                | 10    |     | 90   | %             | $1\text{ MHz} \leq F_{IN\_CCC} \leq 25\text{ MHz}$                          |
|                                                                | 25    |     | 75   | %             | $25\text{ MHz} \leq F_{IN\_CCC} \leq 100\text{ MHz}$                        |
|                                                                | 35    |     | 65   | %             | $100\text{ MHz} \leq F_{IN\_CCC} \leq 150\text{ MHz}$                       |
|                                                                | 45    |     | 55   | %             | $150\text{ MHz} \leq F_{IN\_CCC} \leq 200\text{ MHz}$                       |
|                                                                |       |     |      |               | External Feedback (CCC, FPGA, Off-chip)                                     |
|                                                                | 25    |     | 75   | %             | $1\text{ MHz} \leq F_{IN\_CCC} \leq 25\text{ MHz}$                          |
|                                                                | 35    |     | 65   | %             | $25\text{ MHz} \leq F_{IN\_CCC} \leq 35\text{ MHz}$                         |
|                                                                | 45    |     | 55   | %             | $35\text{ MHz} \leq F_{IN\_CCC} \leq 50\text{ MHz}$                         |
|                                                                | 48    |     | 52   | %             | 050 devices $F_{OUT} \leq 400\text{ MHz}$                                   |
|                                                                | 48    |     | 52   | %             | 005, 010, and 025 devices $F_{OUT} < 350\text{ MHz}$                        |
|                                                                | 46    |     | 54   | %             | 005, 010, and 025 devices $350\text{ MHz} \leq F_{out} \leq 400\text{ MHz}$ |
| Output duty cycle                                              | 48    |     | 52   | %             | 060 and 090 devices $F_{OUT} \leq 100\text{ MHz}$                           |
|                                                                | 44    |     | 52   | %             | 060 and 090 devices $100\text{ MHz} \leq F_{OUT} \leq 400\text{ MHz}$       |
|                                                                | 48    |     | 52   | %             | 150 devices $F_{OUT} \leq 120\text{ MHz}$                                   |
|                                                                | 45    |     | 52   | %             | 150 devices $120\text{ MHz} \leq F_{OUT} \leq 400\text{ MHz}$               |
| <b>Spread Spectrum Characteristics</b>                         |       |     |      |               |                                                                             |
| Modulation frequency range                                     | 25    | 35  | 50   | k             |                                                                             |
| Modulation depth range                                         | 0     |     | 1.5  | %             |                                                                             |
| Modulation depth control                                       |       | 0.5 |      | %             |                                                                             |

The following table lists the system controller characteristics in worst-case industrial conditions when  $T_J = 100\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 286 • System Controller SPI Characteristics for All Devices**

| Symbol           | Description                                             | Conditions                                                                                            | Min | Typ   | Unit |
|------------------|---------------------------------------------------------|-------------------------------------------------------------------------------------------------------|-----|-------|------|
| sp1              | SC_SPI_SCK minimum period                               |                                                                                                       | 20  |       | ns   |
| sp2              | SC_SPI_SCK minimum pulse width high                     |                                                                                                       | 10  |       | ns   |
| sp3              | SC_SPI_SCK minimum pulse width low                      |                                                                                                       | 10  |       | ns   |
| sp4 <sup>1</sup> | SC_SPI_SCK, SC_SPI_SDO, SC_SPI_SS rise time (10%–90%) 1 | I/O configuration: LVTTTL 3.3 V–20 mA<br>AC loading: 35 pF<br>Test conditions: Typical voltage, 25 °C |     | 1.239 | ns   |
| sp5 <sup>1</sup> | SC_SPI_SCK, SC_SPI_SDO, SC_SPI_SS fall time (10%–90%) 1 | I/O configuration: LVTTTL 3.3 V–20 mA<br>AC loading: 35 pF<br>Test conditions: Typical voltage, 25 °C |     | 1.245 | ns   |
| sp6              | Data from master (SC_SPI_SDO) setup time                |                                                                                                       | 160 |       | ns   |
| sp7              | Data from master (SC_SPI_SDO) hold time                 |                                                                                                       | 160 |       | ns   |
| sp8              | SC_SPI_SDI setup time                                   |                                                                                                       | 20  |       | ns   |
| sp9              | SC_SPI_SDI hold time                                    |                                                                                                       | 20  |       | ns   |

1. For specific Rise/Fall Times, board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Microsemi SoC Products Group website: <http://www.microsemi.com/soc/download/ibis/default.aspx>. Use the supported I/O Configurations for the System Controller SPI in the following table.

**Table 287 • Supported I/O Configurations for System Controller SPI (for MSIO Bank Only)**

| Voltage Supply | I/O Drive Configuration | Unit |
|----------------|-------------------------|------|
| 3.3 V          | 20                      | mA   |
| 2.5 V          | 16                      | mA   |
| 1.8 V          | 12                      | mA   |
| 1.5 V          | 8                       | mA   |
| 1.2 V          | 4                       | mA   |

**Table 291 • DEVRST\_N to Functional Times for SmartFusion2 (continued)**

| Symbol                     | From     | To                    | Description                                              | Maximum Power-up to Functional Time for SmartFusion2 (uS) |     |     |     |     |     |     |
|----------------------------|----------|-----------------------|----------------------------------------------------------|-----------------------------------------------------------|-----|-----|-----|-----|-----|-----|
|                            |          |                       |                                                          | 005                                                       | 010 | 025 | 050 | 060 | 090 | 150 |
| $T_{\text{DEVRST2POR}}$    | DEVRST_N | POWER_ON_RESET_N      | $V_{\text{DD}}$ at its minimum threshold level to fabric | 233                                                       | 289 | 216 | 213 | 237 | 234 | 219 |
| $T_{\text{DEVRST2MSSRST}}$ | DEVRST_N | MSS_RESET_N_M2F       | $V_{\text{DD}}$ at its minimum threshold level to MSS    | 702                                                       | 765 | 712 | 688 | 636 | 630 | 866 |
| $T_{\text{DEVRST2WPU}}$    | DEVRST_N | DDRIO Inbuf weak pull | DEVRST_N to Inbuf weak pull                              | 208                                                       | 202 | 197 | 193 | 216 | 215 | 215 |
|                            | DEVRST_N | MSIO Inbuf weak pull  | DEVRST_N to Inbuf weak pull                              | 208                                                       | 202 | 197 | 193 | 216 | 215 | 215 |
|                            | DEVRST_N | MSIOD Inbuf weak pull | DEVRST_N to Inbuf weak pull                              | 208                                                       | 202 | 197 | 193 | 216 | 215 | 215 |

**Figure 19 • DEVRST\_N to Functional Timing Diagram for SmartFusion2**