

Welcome to [E-XFL.COM](#)

### [Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	6060
Total RAM Bits	719872
Number of I/O	161
Number of Gates	-
Voltage - Supply	1.14V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	256-LFBGA
Supplier Device Package	256-FPBGA (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/m2gl005s-vfg256i">https://www.e-xfl.com/product-detail/microchip-technology/m2gl005s-vfg256i</a>

# Contents

---

<b>1 Revision History .....</b>	<b>1</b>
1.1 Revision 11.0 .....	1
1.2 Revision 10.0 .....	1
1.3 Revision 9.0 .....	1
1.4 Revision 8.0 .....	2
1.5 Revision 7.0 .....	2
1.6 Revision 6.0 .....	2
1.7 Revision 5.0 .....	2
1.8 Revision 4.0 .....	2
1.9 Revision 3.0 .....	3
1.10 Revision 2.0 .....	3
1.11 Revision 1.0 .....	3
<b>2 IGLOO2 FPGA and SmartFusion2 SoC FPGA .....</b>	<b>4</b>
2.1 Device Status .....	4
2.2 References .....	5
2.3 Electrical Specifications .....	5
2.3.1 Operating Conditions .....	5
2.3.2 Power Consumption .....	12
2.3.3 Average Fabric Temperature and Voltage Derating Factors .....	14
2.3.4 Timing Model .....	15
2.3.5 User I/O Characteristics .....	17
2.3.6 Logic Element Specifications .....	75
2.3.7 Global Resource Characteristics .....	78
2.3.8 FPGA Fabric SRAM .....	79
2.3.9 Programming Times .....	94
2.3.10 Math Block Timing Characteristics .....	103
2.3.11 Embedded NVM (eNVM) Characteristics .....	104
2.3.12 SRAM PUF .....	105
2.3.13 Non-Deterministic Random Bit Generator (NRBG) Characteristics .....	106
2.3.14 Cryptographic Block Characteristics .....	106
2.3.15 Crystal Oscillator .....	107
2.3.16 On-Chip Oscillator .....	109
2.3.17 Clock Conditioning Circuits (CCC) .....	110
2.3.18 JTAG .....	112
2.3.19 System Controller SPI Characteristics .....	113
2.3.20 Power-up to Functional Times .....	114
2.3.21 DEVRST_N Characteristics .....	116
2.3.22 DEVRST_N to Functional Times .....	116
2.3.23 Flash*Freeze Timing Characteristics .....	119
2.3.24 DDR Memory Interface Characteristics .....	120
2.3.25 SFP Transceiver Characteristics .....	120
2.3.26 SerDes Electrical and Timing AC and DC Characteristics .....	121
2.3.27 SmartFusion2 Specifications .....	123
2.3.28 CAN Controller Characteristics .....	128
2.3.29 USB Characteristics .....	128
2.3.30 MMUART Characteristics .....	129
2.3.31 IGLOO2 Specifications .....	129

# Figures

---

Figure 1	High Temperature Data Retention (HTR) .....	9
Figure 2	Timing Model .....	15
Figure 3	Input Buffer AC Loading .....	17
Figure 4	Output Buffer AC Loading .....	18
Figure 5	Tristate Buffer for Enable Path Test Point .....	19
Figure 6	Timing Model for Input Register .....	65
Figure 7	I/O Register Input Timing Diagram .....	66
Figure 8	Timing Model for Output/Enable Register .....	68
Figure 9	I/O Register Output Timing Diagram .....	69
Figure 10	Input DDR Module .....	70
Figure 11	Input DDR Timing Diagram .....	71
Figure 12	Output DDR Module .....	73
Figure 13	Output DDR Timing Diagram .....	74
Figure 14	LUT-4 .....	75
Figure 15	Sequential Module .....	76
Figure 16	Sequential Module Timing Diagram .....	77
Figure 17	Power-up to Functional Timing Diagram for SmartFusion2 .....	115
Figure 18	Power-up to Functional Timing Diagram for IGLOO2 .....	116
Figure 19	DEVRST_N to Functional Timing Diagram for SmartFusion2 .....	117
Figure 20	DEVRST_N to Functional Timing Diagram for IGLOO2 .....	119
Figure 21	I2C Timing Parameter Definition .....	125
Figure 22	SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1) .....	128
Figure 23	SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1) .....	131

**Table 4 • Recommended Operating Conditions (continued)**

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
3.3 V DC supply voltage	$V_{DDIx}$	3.15	3.3	3.45	V	
LVDS differential I/O	$V_{DDIx}$	2.375	2.5	3.45	V	
B-LVDS, M-LVDS, Mini-LVDS, RSIDS differential I/O	$V_{DDIx}$	2.375	2.5	2.625	V	
LVPECL differential I/O	$V_{DDIx}$	3.15	3.3	3.45	V	
Reference voltage supply for FDDR (Bank0) and MDDR (Bank5)	$V_{REFx}$	0.49 × $V_{DDIx}$	0.5 × $V_{DDIx}$	0.51 × $V_{DDIx}$	V	
Analog sense circuit supply of embedded nonvolatile memory (eNVM). Must be shorted to $V_{PP}$ .	$V_{PPNVM}$	2.375 3.15	2.5 3.3	2.625 3.45	V V	2.5 V range 3.3 V range

1. Programming at Industrial temperature range is available only with  $V_{PP} = 3.3$  V.

**Note:** Power supply ramps must all be strictly monotonic, without plateaus.

**Table 5 • FPGA Operating Limits**

Product Grade	Element	Programming Temperature	Operating Temperature	Programming Cycles	Digest Temperature	Digest Cycles	Retention (Biased/Unbiased)
Commercial	FPGA	Min $T_J = 0$ °C Max $T_J = 85$ °C	Min $T_J = 0$ °C Max $T_J = 85$ °C	500	Min $T_J = 0$ °C Max $T_J = 85$ °C	2000	20 years
Industrial <sup>1</sup>	FPGA	Min $T_J = -40$ °C Max $T_J = 100$ °C	Min $T_J = -40$ °C Max $T_J = 100$ °C	500	Min $T_J = -40$ °C Max $T_J = 100$ °C	2000	20 years

1. Programming at Industrial temperature range is available only with  $V_{PP} = 3.3$  V.

**Note:** The retention specification is defined as the total number of programming and digest cycles. For example, 20 years of retention after 500 programming cycles.

**Note:** The digest cycle specification is 2000 digest cycles for every program cycle with a maximum of 500 programming cycles.

**Note:** If your product qualification requires accelerated programming cycles, see *Microsemi SoC Products Quality and Reliability Report* about recommended methodologies.

The following table lists the embedded operating flash limits.

**Table 6 • Embedded Operating Flash Limits**

Product Grade	Element	Programming Temperature	Maximum Operating Temperature	Programming Cycles	Retention (Biased/Unbiased)
Commercial	Embedded flash	Min $T_J = 0^\circ\text{C}$	Min $T_J = 0^\circ\text{C}$	< 1000 cycles per page, up to two million cycles per eNVM array	20 years
		Max $T_J = 85^\circ\text{C}$	Max $T_J = 85^\circ\text{C}$	Min $T_J = 0^\circ\text{C}$ Max $T_J = 85^\circ\text{C}$	< 10000 cycles per page, up to 20 million cycles per eNVM array
Industrial	Embedded flash	Min $T_J = -40^\circ\text{C}$	Min $T_J = -40^\circ\text{C}$	< 1000 cycles per page, up to two million cycles per eNVM array	20 years
		Max $T_J = 100^\circ\text{C}$	Max $T_J = 100^\circ\text{C}$	Min $T_J = -40^\circ\text{C}$ Max $T_J = 100^\circ\text{C}$	< 10000 cycles per page, up to 20 million cycles per eNVM array

**Note:** If your product qualification requires accelerated programming cycles, see *Microsemi SoC Products Quality and Reliability Report* about recommended methodologies.

**Table 7 • Device Storage Temperature and Retention**

Product Grade	Storage Temperature ( $T_{stg}$ )	Retention
Commercial	Min $T_J = 0^\circ\text{C}$ Max $T_J = 85^\circ\text{C}$	20 years
Industrial	Min $T_J = -40^\circ\text{C}$ Max $T_J = 100^\circ\text{C}$	20 years

**Table 8 • High Temperature Data Retention (HTR) Lifetime**



$T_J$ (C)	HTR Lifetime <sup>1</sup> (yrs)
90	20.5
95	20.5
100	20.5
105	17.0
110	15.0
115	13.0
120	11.5
125	10.0
130	8.0
135	6.0
140	4.5
145	3.0
150	1.5

1. HTR Lifetime is the period during which a verify failure is not expected due to flash leakage.

### 2.3.5.3 Tristate Buffer and AC Loading

The tristate path for enable path loadings is described in the respective specifications. The following figure shows the methodology of characterization illustrated by the enable path test point.

**Figure 5 • Tristate Buffer for Enable Path Test Point**



### 2.3.5.4 I/O Speeds

This section describes the maximum data rate summary of I/O in worst-case industrial conditions. See the individual I/O standards for operating conditions.

**Table 18 • Maximum Data Rate Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions**

I/O	MSIO	MSIOD	DDRIO	Unit
PCI 3.3 V	630			Mbps
LVTTL 3.3 V	600			Mbps
LVCMS 3.3 V	600			Mbps
LVCMS 2.5 V	410	420	400	Mbps
LVCMS 1.8 V	295	400	400	Mbps
LVCMS 1.5 V	160	220	235	Mbps
LVCMS 1.2 V	120	160	200	Mbps
LPDDR-LVCMS 1.8 V mode			400	Mbps

**Table 62 • LVC MOS 1.5 V DC Output Voltage Specification**

Parameter	Symbol	Min	Max	Unit
DC output logic high	V <sub>OH</sub>	V <sub>DDI</sub> × 0.75		V
DC output logic low	V <sub>OL</sub>		V <sub>DDI</sub> × 0.25	V

**Table 63 • LVC MOS 1.5 V AC Minimum and Maximum Switching Speed**

Parameter	Symbol	Max	Unit	Conditions
Maximum data rate (for DDRIO I/O bank)	D <sub>MAX</sub>	235	Mbps	AC loading: 17 pF load, maximum drive/slew
Maximum data rate (for MSIO I/O bank)	D <sub>MAX</sub>	160	Mbps	AC loading: 17 pF load, maximum drive/slew
Maximum data rate (for MSIOD I/O bank)	D <sub>MAX</sub>	220	Mbps	AC loading: 17 pF load, maximum drive/slew

**Table 64 • LVC MOS 1.5 V AC Calibrated Impedance Option**

Parameter	Symbol	Typ	Unit
Supported output driver calibrated impedance (for DDRIO I/O bank)	R <sub>ODT_CA</sub> L	75, 60, 50, 40	Ω

**Table 65 • LVC MOS 1.5 V AC Test Parameter Specifications**

Parameter	Symbol	Typ	Unit
Measuring/trip point	V <sub>TRIP</sub>	0.75	V
Resistance for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )	R <sub>ENT</sub>	2K	Ω
Capacitive loading for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )	C <sub>ENT</sub>	5	pF
Capacitive loading for data path (T <sub>DP</sub> )	C <sub>LOAD</sub>	5	pF

**Table 66 • LVC MOS 1.5 V Transmitter Drive Strength Specifications**

MSIO I/O Bank	MSIOD I/O Bank	DDRIO I/O Bank	Output Drive Selection		V <sub>OH</sub> (V)	V <sub>OL</sub> (V)	IOH (at V <sub>OH</sub> )	IOL (at V <sub>OL</sub> )
			Min	Max				
2 mA	2 mA	2 mA	V <sub>DDI</sub> × 0.75	V <sub>DDI</sub> × 0.25	2		2	
4 mA	4 mA	4 mA	V <sub>DDI</sub> × 0.75	V <sub>DDI</sub> × 0.25	4		4	
6 mA	6 mA	6 mA	V <sub>DDI</sub> × 0.75	V <sub>DDI</sub> × 0.25	6		6	
8 mA		8 mA	V <sub>DDI</sub> × 0.75	V <sub>DDI</sub> × 0.25	8		8	
		10 mA	V <sub>DDI</sub> × 0.75	V <sub>DDI</sub> × 0.25	10		10	
		12 mA	V <sub>DDI</sub> × 0.75	V <sub>DDI</sub> × 0.25	12		12	

**Note:** For a detailed I/V curve, use the corresponding IBIS models:  
[www.microsemi.com/soc/download/ibis/default.aspx](http://www.microsemi.com/soc/download/ibis/default.aspx).

**Table 77 • LVC MOS 1.2 V AC Calibrated Impedance Option**

Parameter	Symbol	Typ	Unit
Supported output driver calibrated impedance (for DDRIO I/O bank)	RODT_CAL	75, 60, 50, 40	Ω

**Table 78 • LVC MOS 1.2 V AC Test Parameter Specifications**

Parameter	Symbol	Typ	Unit
Measuring/trip point	V <sub>TRIP</sub>	0.6	V
Resistance for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )	R <sub>ENT</sub>	2K	Ω
Capacitive loading for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )	C <sub>ENT</sub>	5	pF
Capacitive loading for data path (T <sub>DP</sub> )	C <sub>LOAD</sub>	5	pF

**Table 79 • LVC MOS 1.2 V Transmitter Drive Strength Specifications**

Output Drive Selection			V <sub>OH</sub> (V)	V <sub>OL</sub> (V)	I <sub>OH</sub> (at V <sub>OH</sub> ) mA	I <sub>OL</sub> (at V <sub>OL</sub> ) mA	
	MSIO I/O Bank	MSIOD I/O Bank	DDRIO I/O Bank	Min	Max		
2 mA	2 mA	2 mA		V <sub>DDI</sub> × 0.75	V <sub>DDI</sub> × 0.25	2	2
4 mA	4 mA	4 mA		V <sub>DDI</sub> × 0.75	V <sub>DDI</sub> × 0.25	4	4
			6 mA	V <sub>DDI</sub> × 0.75	V <sub>DDI</sub> × 0.25	6	6

**Note:** For a detailed I/V curve, use the corresponding IBIS models:  
[www.microsemi.com/soc/download/ibis/default.aspx](http://www.microsemi.com/soc/download/ibis/default.aspx).

#### AC Switching Characteristics

Worst commercial-case conditions: T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V, V<sub>DDI</sub> = 1.14 V

**Table 80 • LVC MOS 1.2 V Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers)**

On-Die Termination (ODT)	T <sub>PY</sub>		T <sub>PYS</sub>		Unit
	-1	-Std	-1	-Std	
None	2.448	2.88	2.466	2.901	ns

**Table 81 • LVC MOS 1.2 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

On-Die Termination ODT)	T <sub>PY</sub>		T <sub>PYS</sub>		Unit
	-1	-Std	-1	-Std	
None	4.714	5.545	4.675	5.5	ns
50	6.668	7.845	6.579	7.74	ns
75	5.832	6.862	5.76	6.777	ns
150	5.162	6.073	5.111	6.014	ns

**Table 95 • HSTL DC Output Voltage Specification Applicable to DDRIO I/O Bank Only**

Parameter	Symbol	Min	Max	Unit
<b>HSTL Class I</b>				
DC output logic high	$V_{OH}$	$V_{DDI} - 0.4$		V
DC output logic low	$V_{OL}$		0.4	V
Output minimum source DC current (MSIO and DDRIO I/O banks)	$I_{OH}$ at $V_{OH}$	-8.0		mA
Output minimum sink current (MSIO and DDRIO I/O banks)	$I_{OL}$ at $V_{OL}$	8.0		mA
<b>HSTL Class II</b>				
DC output logic high	$V_{OH}$	$V_{DDI} - 0.4$		V
DC output logic low	$V_{OL}$		0.4	V
Output minimum source DC current	$I_{OH}$ at $V_{OH}$	-16.0		mA
Output minimum sink current	$I_{OL}$ at $V_{OL}$	16.0		mA

**Table 96 • HSTL DC Differential Voltage Specification**

Parameter	Symbol	Min	Max	Unit
DC input differential voltage	$V_{ID}$ (DC)	0.2		V

**Table 97 • HSTL AC Differential Voltage Specifications**

Parameter	Symbol	Min	Max	Unit
AC input differential voltage	$V_{DIFF}$	0.4		V
AC differential cross point voltage	$V_x$	0.68	0.9	V

**Table 98 • HSTL Minimum and Maximum AC Switching Speed**

Parameter	Symbol	Max	Unit	Conditions
Maximum data rate	$D_{MAX}$	400	Mbps	AC loading: per JEDEC specifications

**Table 99 • HSTL Impedance Specification**

Parameter	Symbol	Typ	Unit	Conditions
Supported output driver calibrated impedance (for DDRIO I/O bank)	$R_{REF}$	25.5, 47.8	$\Omega$	Reference resistance = 191 $\Omega$
Effective impedance value (ODT for DDRIO I/O bank only)	$R_{TT}$	47.8	$\Omega$	Reference resistance = 191 $\Omega$

**Table 128 • DDR2/SSTL18 Transmitter Characteristics (Output and Tristate Buffers)**

	T <sub>DP</sub>		T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub>		T <sub>LZ</sub>		Unit
	-1	-Std									
<b>SSTL18 Class I (for DDRIO I/O Bank)</b>											
Single-ended	2.383	2.804	2.23	2.623	2.229	2.622	2.202	2.591	2.201	2.59	ns
Differential	2.413	2.84	2.797	3.29	2.797	3.29	2.282	2.685	2.282	2.685	ns
<b>SSTL18 Class II (for DDRIO I/O Bank)</b>											
Single-ended	2.281	2.683	2.196	2.584	2.195	2.583	2.171	2.555	2.17	2.554	ns
Differential	2.315	2.724	2.698	3.173	2.698	3.173	2.242	2.639	2.242	2.639	ns

**2.3.6.5 Stub-Series Terminated Logic 1.5 V (SSTL15)**

SSTL15 Class I and Class II are supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs, and also comply with the reduced and full drive double data rate (DDR3) standard. IGLOO2 FPGA and SmartFusion2 SoC FPGA I/Os supports both standards for single-ended signaling and differential signaling for SSTL18. This standard requires a differential amplifier input buffer and a push-pull output buffer.

**Minimum and Maximum DC/AC Input and Output Levels Specification**

The following table lists the SSTL15 DC voltage specifications for DDRIO bank.

**Table 129 • SSTL15 DC Recommended DC Operating Conditions (for DDRIO I/O Bank Only)**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>DDI</sub>	1.425	1.5	1.575	V
Termination voltage	V <sub>TT</sub>	0.698	0.750	0.803	V
Input reference voltage	V <sub>REF</sub>	0.698	0.750	0.803	V

**Table 130 • SSTL15 DC Input Voltage Specification (for DDRIO I/O Bank Only)**

Parameter	Symbol	Min	Max	Unit
DC input logic high	V <sub>IH</sub> (DC)	V <sub>REF</sub> + 0.1	1.575	V
DC input logic low	V <sub>IL</sub> (DC)	-0.3	V <sub>REF</sub> - 0.1	V
Input current high <sup>1</sup>	I <sub>IH</sub> (DC)			
Input current low <sup>1</sup>	I <sub>IL</sub> (DC)			

1. See Table 24, page 22.

### 2.3.6.6 Low Power Double Data Rate (LPDDR)

LPDDR reduced and full drive low power double data rate standards are supported in IGLOO2 FPGA and SmartFusion2 SoC FPGA I/Os. This standard requires a differential amplifier input buffer and a push-pull output buffer.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 139 • LPDDR DC Recommended DC Operating Conditions**

Parameter	Symbol	Min	Typ	Max
Supply voltage	$V_{DDI}$	1.71	1.8	1.89
Termination voltage	$V_{TT}$	0.838	0.900	0.964
Input reference voltage	$V_{REF}$	0.838	0.900	0.964

**Table 140 • LPDDR DC Input Voltage Specification**

Parameter	Symbol	Min	Max
DC input logic high	$V_{IH}$ (DC)	$0.7 \times V_{DDI}$	1.89
DC input logic low	$V_{IL}$ (DC)	-0.3	$0.3 \times V_{DDI}$
Input current high <sup>1</sup>	$I_{IH}$ (DC)		
Input current low <sup>1</sup>	$I_{IL}$ (DC)		

1. See [Table 24](#), page 22.

**Table 141 • LPDDR DC Output Voltage Specification Reduced Drive**

Parameter	Symbol	Min	Max
DC output logic high	$V_{OH}$	$0.9 \times V_{DDI}$	
DC output logic low	$V_{OL}$		$0.1 \times V_{DDI}$
Output minimum source DC current	$I_{OH}$ at $V_{OH}$	0.1	
Output minimum sink current	$I_{OL}$ at $V_{OL}$		-0.1

**Table 142 • LPDDR DC Output Voltage Specification Full Drive<sup>1</sup>**

Parameter	Symbol	Min	Max
DC output logic high	$V_{OH}$	$0.9 \times V_{DDI}$	
DC output logic low	$V_{OL}$		$0.1 \times V_{DDI}$
Output minimum source DC current	$I_{OH}$ at $V_{OH}$	0.1	
Output minimum sink current	$I_{OL}$ at $V_{OL}$		-0.1

1. To meet JEDEC Electrical Compliance, use LPDDR Full Drive Transmitter.

**Table 143 • LPDDR DC Differential Voltage Specification**

Parameter	Symbol	Min
DC input differential voltage	$V_{ID}$ (DC)	$0.4 \times V_{DDI}$

The following table lists the 010 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 229 • 010 Device Global Resource**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Input low delay for global clock	$T_{RCKL}$	0.626	0.669	0.627	0.668	ns
Input high delay for global clock	$T_{RCKH}$	1.112	1.182	1.308	1.393	ns
Maximum skew for global clock	$T_{RCKSW}$		0.07		0.085	ns

The following table lists the 005 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 230 • 005 Device Global Resource**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Input low delay for global clock	$T_{RCKL}$	0.625	0.66	0.628	0.66	ns
Input high delay for global clock	$T_{RCKH}$	1.126	1.187	1.325	1.397	ns
Maximum skew for global clock	$T_{RCKSW}$		0.061		0.072	ns

## 2.3.12 FPGA Fabric SRAM

See *UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide* for more information.

### 2.3.12.1 FPGA Fabric Large SRAM (LSRAM)

The following table lists the RAM1K18 – dual-port mode for depth × width configuration 1K × 18 in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 231 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 1K × 18**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Clock period	$T_{CY}$	2.5		2.941		ns
Clock minimum pulse width high	$T_{CLKMPWH}$	1.125		1.323		ns
Clock minimum pulse width low	$T_{CLKMPWL}$	1.125		1.323		ns
Pipelined clock period	$T_{PLCY}$	2.5		2.941		ns
Pipelined clock minimum pulse width high	$T_{PLCLKMPWH}$	1.125		1.323		ns
Pipelined clock minimum pulse width low	$T_{PLCLKMPWL}$	1.125		1.323		ns
Read access time with pipeline register			0.334		0.393	ns
Read access time without pipeline register	$T_{CLK2Q}$		2.273		2.674	ns
Access time with feed-through write timing			1.529		1.799	ns
Address setup time	$T_{ADDRSU}$	0.441		0.519		ns
Address hold time	$T_{ADDRHD}$	0.274		0.322		ns
Data setup time	$T_{DSU}$	0.341		0.401		ns
Data hold time	$T_{DHD}$	0.107		0.126		ns
Block select setup time	$T_{BLKSU}$	0.207		0.244		ns

The following table lists the RAM1K18 – two-port mode for depth × width configuration 512 × 36 in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 236 • RAM1K18 – Two-Port Mode for Depth × Width Configuration 512 × 36**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>		<b>Unit</b>
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
Clock period	$T_{CY}$	2.5		2.941		ns
Clock minimum pulse width high	$T_{CLKMPWH}$	1.125		1.323		ns
Clock minimum pulse width low	$T_{CLKMPWL}$	1.125		1.323		ns
Pipelined clock period	$T_{PLCY}$	2.5		2.941		ns
Pipelined clock minimum pulse width high	$T_{PLCLKMPWH}$	1.125		1.323		ns
Pipelined clock minimum pulse width low	$T_{PLCLKMPWL}$	1.125		1.323		ns
Read access time with pipeline register			0.334		0.393	ns
Read access time without pipeline register	$T_{CLK2Q}$		2.25		2.647	ns
Address setup time	$T_{ADDRSU}$	0.313		0.368		ns
Address hold time	$T_{ADDRHD}$	0.274		0.322		ns
Data setup time	$T_{DSU}$	0.337		0.396		ns
Data hold time	$T_{DHD}$	0.111		0.13		ns
Block select setup time	$T_{BLKSU}$	0.207		0.244		ns
Block select hold time	$T_{BLKHD}$	0.201		0.237		ns
Block select to out disable time (when pipelined register is disabled)	$T_{BLK2Q}$		2.25		2.647	ns
Block select minimum pulse width	$T_{BLKMPW}$	0.186		0.219		ns
Read enable setup time	$T_{RDESU}$	0.449		0.528		ns
Read enable hold time	$T_{RDEHD}$	0.167		0.197		ns
Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)	$T_{RDPLESU}$	0.248		0.291		ns
Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)	$T_{RDPLEHD}$	0.102		0.12		ns
Asynchronous reset to output propagation delay	$T_{R2Q}$		1.506		1.772	ns
Asynchronous reset removal time	$T_{RSTREM}$	0.506		0.595		ns
Asynchronous reset recovery time	$T_{RSTREC}$	0.004		0.005		ns
Asynchronous reset minimum pulse width	$T_{RSTMPW}$	0.301		0.354		ns
Pipelined register asynchronous reset removal time	$T_{PLRSTREM}$	-0.279		-0.328		ns
Pipelined register asynchronous reset recovery time	$T_{PLRSTREC}$	0.327		0.385		ns
Pipelined register asynchronous reset minimum pulse width	$T_{PLRSTMPW}$	0.282		0.332		ns
Synchronous reset setup time	$T_{SRSTSU}$	0.226		0.265		ns
Synchronous reset hold time	$T_{SRSTHD}$	0.036		0.043		ns
Write enable setup time	$T_{WESU}$	0.39		0.458		ns
Write enable hold time	$T_{WEHD}$	0.242		0.285		ns
Maximum frequency	$F_{MAX}$		400		340	MHz

### 2.3.12.2 FPGA Fabric Micro SRAM ( $\mu$ SRAM)

The following table lists the  $\mu$ SRAM in  $64 \times 18$  mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 237 •  $\mu$ SRAM (RAM64x18) in  $64 \times 18$  Mode**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>	
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>
Read clock period	$T_{CY}$	4	4		ns
Read clock minimum pulse width high	$T_{CLKMPWH}$	1.8	1.8		ns
Read clock minimum pulse width low	$T_{CLKMPWL}$	1.8	1.8		ns
Read pipeline clock period	$T_{PLCY}$	4	4		ns
Read pipeline clock minimum pulse width high	$T_{PLCLKMPWH}$	1.8	1.8		ns
Read pipeline clock minimum pulse width low	$T_{PLCLKMPWL}$	1.8	1.8		ns
Read access time with pipeline register	$T_{CLK2Q}$		0.266	0.313	ns
Read access time without pipeline register			1.677	1.973	ns
Read address setup time in synchronous mode	$T_{ADDRSU}$	0.301	0.354		ns
Read address setup time in asynchronous mode		1.856	2.184		ns
Read address hold time in synchronous mode	$T_{ADDRHD}$	0.091	0.107		ns
Read address hold time in asynchronous mode		-0.778	-0.915		ns
Read enable setup time	$T_{RDENSU}$	0.278	0.327		ns
Read enable hold time	$T_{RDENHD}$	0.057	0.067		ns
Read block select setup time	$T_{BLKSU}$	1.839	2.163		ns
Read block select hold time	$T_{BLKHD}$	-0.65	-0.765		ns
Read block select to out disable time (when pipelined register is disabled)	$T_{BLK2Q}$		2.036	2.396	ns
Read asynchronous reset removal time (pipelined clock)		-0.023	-0.027		ns
Read asynchronous reset removal time (non-pipelined clock)	$T_{RSTREM}$	0.046	0.054		ns
Read asynchronous reset recovery time (pipelined clock)		0.507	0.597		ns
Read asynchronous reset recovery time (non-pipelined clock)	$T_{RSTREC}$	0.236	0.278		ns
Read asynchronous reset to output propagation delay (with pipelined register enabled)	$T_{R2Q}$		0.839	0.987	ns
Read synchronous reset setup time	$T_{SRSTSU}$	0.271	0.319		ns
Read synchronous reset hold time	$T_{SRSTHD}$	0.061	0.071		ns
Write clock period	$T_{CCY}$	4	4		ns
Write clock minimum pulse width high	$T_{CCLKMPWH}$	1.8	1.8		ns
Write clock minimum pulse width low	$T_{CCLKMPWL}$	1.8	1.8		ns
Write block setup time	$T_{BLKCSU}$	0.404	0.476		ns
Write block hold time	$T_{BLKCHD}$	0.007	0.008		ns
Write input data setup time	$T_{DINCSU}$	0.115	0.135		ns
Write input data hold time	$T_{DINCHD}$	0.15	0.177		ns

**Table 238 • μSRAM (RAM64x16) in 64 × 16 Mode (continued)**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Read synchronous reset hold time	T <sub>SRSTHD</sub>	0.061		0.071		ns
Write clock period	T <sub>CY</sub>	4		4		ns
Write clock minimum pulse width high	T <sub>CCLKMPWH</sub>	1.8		1.8		ns
Write clock minimum pulse width low	T <sub>CCLKMPWL</sub>	1.8		1.8		ns
Write block setup time	T <sub>BLKCSU</sub>	0.404		0.476		ns
Write block hold time	T <sub>BLKCHD</sub>	0.007		0.008		ns
Write input data setup time	T <sub>DINCSU</sub>	0.115		0.135		ns
Write input data hold time	T <sub>DINCHD</sub>	0.15		0.177		ns
Write address setup time	T <sub>ADDRCSU</sub>	0.088		0.104		ns
Write address hold time	T <sub>ADDRCHD</sub>	0.128		0.15		ns
Write enable setup time	T <sub>WECSU</sub>	0.397		0.467		ns
Write enable hold time	T <sub>WECHD</sub>	-0.026		-0.03		ns
Maximum frequency	F <sub>MAX</sub>		250		250	MHz

The following table lists the μSRAM in 128 × 9 mode in worst commercial-case conditions when T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V.

**Table 239 • μSRAM (RAM128x9) in 128 × 9 Mode**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Read clock period	T <sub>CY</sub>	4		4		ns
Read clock minimum pulse width high	T <sub>CLKMPWH</sub>	1.8		1.8		ns
Read clock minimum pulse width low	T <sub>CLKMPWL</sub>	1.8		1.8		ns
Read pipeline clock period	T <sub>PLCY</sub>	4		4		ns
Read pipeline clock minimum pulse width high	T <sub>PLCLKMPWH</sub>	1.8		1.8		ns
Read pipeline clock minimum pulse width low	T <sub>PLCLKMPWL</sub>	1.8		1.8		ns
Read access time with pipeline register	T <sub>CLK2Q</sub>		0.266		0.313	ns
Read access time without pipeline register			1.677		1.973	ns
Read address setup time in synchronous mode	T <sub>ADDRSU</sub>	0.301		0.354		ns
Read address setup time in asynchronous mode		1.856		2.184		ns
Read address hold time in synchronous mode	T <sub>ADDRHD</sub>	0.091		0.107		ns
Read address hold time in asynchronous mode		-0.778		-0.915		ns
Read enable setup time	T <sub>RDENSU</sub>	0.278		0.327		ns
Read enable hold time	T <sub>RDENHD</sub>	0.057		0.067		ns
Read block select setup time	T <sub>BLKSU</sub>	1.839		2.163		ns
Read block select hold time	T <sub>BLKHD</sub>	-0.65		-0.765		ns
Read block select to out disable time (when pipelined register is disabled)	T <sub>BLK2Q</sub>		2.036		2.396	ns

**Table 248 • 2 Step IAP Programming (eNVM Only)**

M2S/M2GL						
Device	Image size Bytes	Authenticate	Program	Verify	Unit	
005	137536	2	37	5	Sec	
010	274816	4	76	11	Sec	
025	274816	4	78	10	Sec	
050	278528	3	85	9	Sec	
060	268480	5	76	22	Sec	
090	544496	10	152	43	Sec	
150	544496	10	153	44	Sec	

**Table 249 • 2 Step IAP Programming (Fabric and eNVM)**

M2S/M2GL						
Device	Image size Bytes	Authenticate	Program	Verify	Unit	
005	439296	6	56	11	Sec	
010	842688	11	100	21	Sec	
025	1497408	19	113	32	Sec	
050	2695168	32	136	48	Sec	
060	2686464	43	137	70	Sec	
090	4190208	68	236	115	Sec	
150	6682768	109	286	162	Sec	

**Table 250 • SmartFusion2 Cortex-M3 ISP Programming (Fabric Only)**

M2S/M2GL						
Device	Image size Bytes	Authenticate	Program	Verify	Unit	
005	302672	6	19	8	Sec	
010	568784	10	26	14	Sec	
025	1223504	21	39	29	Sec	
050	2424832	39	60	50	Sec	
060	2418896	44	65	54	Sec	
090	3645968	66	90	79	Sec	
150	6139184	108	140	128	Sec	

**Table 251 • SmartFusion2 Cortex-M3 ISP Programming (eNVM Only)**

M2S/M2GL						
Device	Image size Bytes	Authenticate	Program	Verify	Unit	
005	137536	3	42	4	Sec	
010	274816	4	82	7	Sec	
025	274816	4	82	8	Sec	
050	278528	4	80	8	Sec	
060	268480	6	80	8	Sec	
090	544496	10	157	15	Sec	

### 2.3.14 Math Block Timing Characteristics

The fundamental building block in any digital signal processing algorithm is the multiply-accumulate function. Each IGLOO2 and SmartFusion2 SoC math block supports  $18 \times 18$  signed multiplication, dot product, and built-in addition, subtraction, and accumulation units to combine multiplication results efficiently. The following table lists the math blocks with all registers used in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 268 • Math Blocks with all Registers Used**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>		<b>Unit</b>
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
Input, control register setup time	$T_{MISU}$	0.149		0.176		ns
Input, control register hold time	$T_{MIHD}$	1.68		1.976		ns
CDIN input setup time	$T_{MOCDINSU}$	0.185		0.218		ns
CDIN input hold time	$T_{MOCDINHD}$	0.08		0.094		ns
Synchronous reset/enable setup time	$T_{MSRSTENSU}$	-0.419		-0.493		ns
Synchronous reset/enable hold time	$T_{MSRSTENHD}$	0.011		0.013		ns
Asynchronous reset removal time	$T_{MARSTREM}$	0		0		ns
Asynchronous reset recovery time	$T_{MARSTREC}$	0.088		0.104		ns
Output register clock to out delay	$T_{MOCQ}$		0.232		0.273	ns
CLK minimum period	$T_{MCLKMP}$	2.245		2.641		ns

The following table lists the math blocks with input bypassed and output registers used in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 269 • Math Block with Input Bypassed and Output Registers Used**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>		<b>Unit</b>
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
Output register setup time	$T_{MOSU}$	2.294		2.699		ns
Output register hold time	$T_{MOHD}$	1.68		1.976		ns
CDIN input setup time	$T_{MOCDINSU}$	0.115		0.136		ns
CDIN input hold time	$T_{MOCDINHD}$	-0.444		-0.522		ns
Synchronous reset/enable setup time	$T_{MSRSTENSU}$	-0.419		-0.493		ns
Synchronous reset/enable hold time	$T_{MSRSTENHD}$	0.011		0.013		ns
Asynchronous reset removal time	$T_{MARSTREM}$	0		0		ns
Asynchronous reset recovery time	$T_{MARSTREC}$	0.014		0.017		ns
Output register clock to out delay	$T_{MOCQ}$		0.232		0.273	ns
CLK minimum period	$T_{MCLKMP}$	2.179		2.563		ns

**Table 277 • Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz) (continued)**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Startup time (with regard to stable oscillator output)	SUXTAL		0.8	ms	005, 010, 025, and 050 devices	005, 010, 025, and 050 devices
						090 and 150 devices

**Table 278 • Electrical Characteristics of the Crystal Oscillator – Medium Gain Mode (2 MHz)**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Operating frequency	FXTAL		2		MHz	
Accuracy	ACCXTAL			0.00105	%	050 devices
				0.003	%	005, 010, 025, 090, and 150 devices
				0.004	%	060 devices
Output duty cycle	CYCXTAL	49–51	47–53		%	
Output period jitter (peak to peak)	JITPERXTAL	1	5		ns	
Output cycle to cycle jitter (peak to peak)	JITCYCXTAL		1	5	ns	
Operating current	IDYNXTAL		0.3		mA	
Input logic level high	VIHXTAL	0.9 V <sub>PP</sub>			V	
Input logic level low	VILXTAL			0.1 V <sub>PP</sub>	V	
Startup time (with regard to stable oscillator output)	SUXTAL			4.5	ms	010 and 050 devices
				5	ms	005 and 025 devices
				7	ms	090 and 150 devices

**Table 279 • Electrical Characteristics of the Crystal Oscillator – Low Gain Mode (32 kHz)**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Operating frequency	FXTAL		32		kHz	
Accuracy	ACCXTAL			0.004	%	005, 010, 025, 050, 060, and 090 devices
				0.005	%	150 devices
Output duty cycle	CYCXTAL	49–51	47–53		%	
Output period jitter (peak to peak)	JITPERXTAL	150	300		ns	
Output cycle to cycle jitter (peak to peak)	JITCYCXTAL	150	300		ns	
Operating current	IDYNXTAL			0.044	mA	010 and 050 devices
				0.060	mA	005, 025, 060, 090, and 150 devices
Input logic level high	VIHXTAL	0.9 V <sub>PP</sub>			V	
Input logic level low	VILXTAL			0.1 V <sub>PP</sub>	V	
Startup time (with regard to stable oscillator output)	SUXTAL			115	ms	005, 025, 050, 090, and 150 devices
				126	ms	010 devices

### 2.3.21 Clock Conditioning Circuits (CCC)

The following table lists the CCC/PLL specifications in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .


**Table 282 • IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Specification**

Parameter	Min	Typ	Max	Unit	Conditions
Clock conditioning circuitry input frequency $F_{IN\_CCC}$	1 0.032	200	200	MHz	All CCC 32 kHz capable CCC
Clock conditioning circuitry output frequency $F_{OUT\_CCC}$ <sup>1</sup>	0.078	400	400	MHz	
PLL VCO frequency <sup>2</sup>	500	1000	1000	MHz	
Delay increments in programmable delay blocks	75	100	100	ps	
Number of programmable values in each programmable delay block		64			
Acquisition time	70 1	100 16	100 ms	μs ms	$F_{IN} \geq 1\text{ MHz}$ $F_{IN} = 32\text{ kHz}$
Input duty cycle (reference clock)					Internal Feedback
	10	90	90	%	$1\text{ MHz} \leq F_{IN\_CCC} \leq 25\text{ MHz}$
	25	75	75	%	$25\text{ MHz} \leq F_{IN\_CCC} \leq 100\text{ MHz}$
	35	65	65	%	$100\text{ MHz} \leq F_{IN\_CCC} \leq 150\text{ MHz}$
	45	55	55	%	$150\text{ MHz} \leq F_{IN\_CCC} \leq 200\text{ MHz}$
					External Feedback (CCC, FPGA, Off-chip)
	25	75	75	%	$1\text{ MHz} \leq F_{IN\_CCC} \leq 25\text{ MHz}$
	35	65	65	%	$25\text{ MHz} \leq F_{IN\_CCC} \leq 35\text{ MHz}$
	45	55	55	%	$35\text{ MHz} \leq F_{IN\_CCC} \leq 50\text{ MHz}$
Output duty cycle	48	52	52	%	050 devices $F_{OUT} \leq 400\text{ MHz}$
	48	52	52	%	005, 010, and 025 devices $F_{OUT} < 350\text{ MHz}$
	46	54	54	%	005, 010, and 025 devices $350\text{ MHz} \leq F_{out} \leq 400\text{ MHz}$
	48	52	52	%	060 and 090 devices $F_{OUT} \leq 100\text{ MHz}$
	44	52	52	%	060 and 090 devices $100\text{ MHz} \leq F_{OUT} \leq 400\text{ MHz}$
	48	52	52	%	150 devices $F_{OUT} \leq 120\text{ MHz}$
	45	52	52	%	150 devices $120\text{ MHz} \leq F_{OUT} \leq 400\text{ MHz}$
<b>Spread Spectrum Characteristics</b>					
Modulation frequency range	25	35	50	k	
Modulation depth range	0	1.5	1.5	%	
Modulation depth control		0.5	0.5	%	

The following table lists the IGLOO2 DEVRST\_N to functional times in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 292 • DEVRST\_N to Functional Times for IGLOO2**

<b>Symbol</b>	<b>From</b>	<b>To</b>	<b>Description</b>	<b>Maximum Power-up to Functional Time for IGLOO2 (μs)</b>							
				<b>005</b>	<b>010</b>	<b>025</b>	<b>050</b>	<b>060</b>	<b>090</b>	<b>150</b>	
$T_{POR2OUT}$	POWER_ON _RESET_N	Output available at I/O	Fabric to output	114	116	113	113	115	115	114	
$T_{DEVRST2OUT}$	DEVRST_N	Output available at I/O	$V_{DD}$ at its minimum threshold level to output	314	353	314	307	343	341	341	
$T_{DEVRST2POR}$	DEVRST_N	POWER_O N_RESET_ N	$V_{DD}$ at its minimum threshold level to fabric	200	238	201	195	230	229	227	
$T_{DEVRST2WPU}$	DEVRST_N	DDRIO Inbuf weak pull	DEVRST_N to Inbuf weak pull	208	202	197	193	216	215	215	
	DEVRST_N	MSIO Inbuf weak pull	DEVRST_N to Inbuf weak pull	208	202	197	193	216	215	215	
	DEVRST_N	MSIOD Inbuf weak pull	DEVRST_N to Inbuf weak pull	208	202	197	193	216	215	215	

**Figure 20 • DEVRST\_N to Functional Timing Diagram for IGLOO2**

### 2.3.27 Flash\*Freeze Timing Characteristics

The following table lists the Flash\*Freeze entry and exit times in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 293 • Flash\*Freeze Entry and Exit Times**

Parameter	Symbol	Entry/Exit Timing FCLK = 100MHz		Entry/Exit Timing FCLK = 3 MHz		
		150	050	All Devices	Unit	Conditions
Entry time	TFF_ENTRY	160	150	320	μs	eNVM and MSS/HPMS PLL = ON
		215	200	430	μs	eNVM and MSS/HPMS PLL = OFF
Exit time with respect to the MSS PLL Lock	TFF_EXIT	100	100	140	μs	eNVM and MSS/HPMS PLL = ON during F*F
		136	120	190	μs	eNVM = ON and MSS/HPMS PLL = OFF during F*F and MSS/HPMS PLL turned back on at exit
		200	200	285	μs	eNVM and MSS/HPMS PLL = OFF during F*F and both are turned back on at exit
		200	200	285	μs	eNVM = OFF and MSS/HPMS PLL = ON during F*F and eNVM turned back on at exit