




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                   |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                            |
| Number of LABs/CLBs            | -                                                                                                                                                                 |
| Number of Logic Elements/Cells | 12084                                                                                                                                                             |
| Total RAM Bits                 | 933888                                                                                                                                                            |
| Number of I/O                  | 195                                                                                                                                                               |
| Number of Gates                | -                                                                                                                                                                 |
| Voltage - Supply               | 1.14V ~ 2.625V                                                                                                                                                    |
| Mounting Type                  | Surface Mount                                                                                                                                                     |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                                                   |
| Package / Case                 | 400-LFBGA                                                                                                                                                         |
| Supplier Device Package        | 400-VFBGA (17x17)                                                                                                                                                 |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m2gl010ts-vf400">https://www.e-xfl.com/product-detail/microchip-technology/m2gl010ts-vf400</a> |

# Contents

---

|          |                                                               |          |
|----------|---------------------------------------------------------------|----------|
| <b>1</b> | <b>Revision History</b>                                       | <b>1</b> |
| 1.1      | Revision 11.0                                                 | 1        |
| 1.2      | Revision 10.0                                                 | 1        |
| 1.3      | Revision 9.0                                                  | 1        |
| 1.4      | Revision 8.0                                                  | 2        |
| 1.5      | Revision 7.0                                                  | 2        |
| 1.6      | Revision 6.0                                                  | 2        |
| 1.7      | Revision 5.0                                                  | 2        |
| 1.8      | Revision 4.0                                                  | 2        |
| 1.9      | Revision 3.0                                                  | 3        |
| 1.10     | Revision 2.0                                                  | 3        |
| 1.11     | Revision 1.0                                                  | 3        |
| <b>2</b> | <b>IGLOO2 FPGA and SmartFusion2 SoC FPGA</b>                  | <b>4</b> |
| 2.1      | Device Status                                                 | 4        |
| 2.2      | References                                                    | 5        |
| 2.3      | Electrical Specifications                                     | 5        |
| 2.3.1    | Operating Conditions                                          | 5        |
| 2.3.2    | Power Consumption                                             | 12       |
| 2.3.3    | Average Fabric Temperature and Voltage Derating Factors       | 14       |
| 2.3.4    | Timing Model                                                  | 15       |
| 2.3.5    | User I/O Characteristics                                      | 17       |
| 2.3.6    | Logic Element Specifications                                  | 75       |
| 2.3.7    | Global Resource Characteristics                               | 78       |
| 2.3.8    | FPGA Fabric SRAM                                              | 79       |
| 2.3.9    | Programming Times                                             | 94       |
| 2.3.10   | Math Block Timing Characteristics                             | 103      |
| 2.3.11   | Embedded NVM (eNVM) Characteristics                           | 104      |
| 2.3.12   | SRAM PUF                                                      | 105      |
| 2.3.13   | Non-Deterministic Random Bit Generator (NRBG) Characteristics | 106      |
| 2.3.14   | Cryptographic Block Characteristics                           | 106      |
| 2.3.15   | Crystal Oscillator                                            | 107      |
| 2.3.16   | On-Chip Oscillator                                            | 109      |
| 2.3.17   | Clock Conditioning Circuits (CCC)                             | 110      |
| 2.3.18   | JTAG                                                          | 112      |
| 2.3.19   | System Controller SPI Characteristics                         | 113      |
| 2.3.20   | Power-up to Functional Times                                  | 114      |
| 2.3.21   | DEVRST_N Characteristics                                      | 116      |
| 2.3.22   | DEVRST_N to Functional Times                                  | 116      |
| 2.3.23   | Flash*Freeze Timing Characteristics                           | 119      |
| 2.3.24   | DDR Memory Interface Characteristics                          | 120      |
| 2.3.25   | SFP Transceiver Characteristics                               | 120      |
| 2.3.26   | SerDes Electrical and Timing AC and DC Characteristics        | 121      |
| 2.3.27   | SmartFusion2 Specifications                                   | 123      |
| 2.3.28   | CAN Controller Characteristics                                | 128      |
| 2.3.29   | USB Characteristics                                           | 128      |
| 2.3.30   | MMUART Characteristics                                        | 129      |
| 2.3.31   | IGLOO2 Specifications                                         | 129      |

# Tables

|          |                                                                                                                        |    |
|----------|------------------------------------------------------------------------------------------------------------------------|----|
| Table 1  | IGLOO2 and SmartFusion2 Design Security Densities                                                                      | 4  |
| Table 2  | IGLOO2 and SmartFusion2 Data Security Densities                                                                        | 4  |
| Table 3  | Absolute Maximum Ratings                                                                                               | 5  |
| Table 4  | Recommended Operating Conditions                                                                                       | 6  |
| Table 5  | FPGA Operating Limits                                                                                                  | 7  |
| Table 6  | Embedded Operating Flash Limits                                                                                        | 8  |
| Table 7  | Device Storage Temperature and Retention                                                                               | 8  |
| Table 8  | High Temperature Data Retention (HTR) Lifetime                                                                         | 8  |
| Table 9  | Package Thermal Resistance of SmartFusion2 and IGLOO2 Devices                                                          | 10 |
| Table 10 | Quiescent Supply Current Characteristics                                                                               | 12 |
| Table 11 | SmartFusion2 and IGLOO2 Quiescent Supply Current ( $V_{DD} = 1.2\text{ V}$ ) – Typical Process                         | 12 |
| Table 12 | Currents During Program Cycle, $0\text{ }^{\circ}\text{C} \leq T_J \leq 85\text{ }^{\circ}\text{C}$ – Typical Process  | 13 |
| Table 13 | Currents During Verify Cycle, $0\text{ }^{\circ}\text{C} \leq T_J \leq 85\text{ }^{\circ}\text{C}$ – Typical Process   | 13 |
| Table 14 | SmartFusion2 and IGLOO2 Quiescent Supply Current ( $V_{DD} = 1.26\text{ V}$ ) – Worst-Case Process                     | 13 |
| Table 15 | Average Junction Temperature and Voltage Derating Factors for Fabric Timing Delays                                     | 14 |
| Table 16 | Inrush Currents at Power up, $-40\text{ }^{\circ}\text{C} \leq T_J \leq 100\text{ }^{\circ}\text{C}$ – Typical Process | 14 |
| Table 17 | Timing Model Parameters                                                                                                | 15 |
| Table 18 | Maximum Data Rate Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions                               | 19 |
| Table 19 | Maximum Data Rate Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions                         | 20 |
| Table 20 | Maximum Data Rate Summary Table for Differential I/O in Worst-Case Industrial Conditions                               | 20 |
| Table 21 | Maximum Frequency Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions                               | 20 |
| Table 22 | Maximum Frequency Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions                         | 21 |
| Table 23 | Maximum Frequency Summary Table for Differential I/O in Worst-Case Industrial Conditions                               | 21 |
| Table 24 | Input Capacitance, Leakage Current, and Ramp Time                                                                      | 22 |
| Table 25 | I/O Weak Pull-up/Pull-down Resistances for DDRIO I/O Bank                                                              | 22 |
| Table 26 | I/O Weak Pull-Up/Pull-Down Resistances for MSIO I/O Bank                                                               | 23 |
| Table 27 | I/O Weak Pull-up/Pull-down Resistances for MSIOD I/O Bank                                                              | 23 |
| Table 28 | Schmitt Trigger Input Hysteresis                                                                                       | 23 |
| Table 29 | LVTTL/LVCMOS 3.3 V DC Recommended DC Operating Conditions (Applicable to MSIO I/O Bank Only)                           | 24 |
| Table 30 | LVTTL/LVCMOS 3.3 V Input Voltage Specification (Applicable to MSIO I/O Bank Only)                                      | 24 |
| Table 31 | LVC MOS 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only)                                       | 24 |
| Table 32 | LVTTL 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only)                                         | 24 |
| Table 33 | LVTTL/LVCMOS 3.3 V AC Maximum Switching Speed (Applicable to MSIO I/O Bank Only)                                       | 24 |
| Table 34 | LVTTL/LVCMOS 3.3 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)                                          | 25 |
| Table 35 | LVTTL/LVCMOS 3.3 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)                         | 25 |
| Table 36 | LVTTL/LVCMOS 3.3 V AC Test Parameter Specifications (Applicable to MSIO I/O Bank Only)                                 | 25 |
| Table 37 | LVTTL/LVCMOS 3.3 V Transmitter Drive Strength Specifications for MSIO I/O Bank                                         | 25 |
| Table 38 | LVC MOS 2.5 V DC Recommended DC Operating Conditions                                                                   | 26 |
| Table 39 | LVC MOS 2.5 V DC Input Voltage Specification                                                                           | 26 |
| Table 40 | LVC MOS 2.5 V DC Output Voltage Specification                                                                          | 26 |
| Table 41 | LVC MOS 2.5 V AC Minimum and Maximum Switching Speed                                                                   | 26 |
| Table 42 | LVC MOS 2.5 V AC Calibrated Impedance Option                                                                           | 26 |
| Table 43 | LVC MOS 2.5 V Receiver Characteristics (Input Buffers)                                                                 | 27 |
| Table 44 | LVC MOS 2.5 V Transmitter Characteristics for DDRIO Bank (Output and Tristate Buffers)                                 | 27 |
| Table 45 | LVC MOS 2.5 V AC Test Parameter Specifications                                                                         | 27 |
| Table 46 | LVC MOS 2.5 V Transmitter Drive Strength Specifications                                                                | 27 |
| Table 47 | LVC MOS 2.5 V Transmitter Characteristics for MSIO Bank (Output and Tristate Buffers)                                  | 28 |
| Table 48 | LVC MOS 1.8 V DC Recommended Operating Conditions                                                                      | 29 |
| Table 49 | LVC MOS 1.8 V DC Input Voltage Specification                                                                           | 29 |
| Table 50 | LVC MOS 1.8 V DC Output Voltage Specification                                                                          | 29 |

## 2 IGLOO2 FPGA and SmartFusion2 SoC FPGA

Microsemi's mainstream SmartFusion<sup>®</sup>2 SoC and IGLOO<sup>®</sup>2 FPGA families integrate an industry standard 4-input lookup table-based (LUT) FPGA fabric with integrated math blocks, multiple embedded memory blocks, and high-performance SerDes communication interfaces on a single chip. Both families benefit from low-power flash technology and are the most secure and reliable FPGAs in the industry. These next generation devices offer up to 150K Logic Elements, up to 5 MBs of embedded RAM, up to 16 SerDes lanes, and up to four PCI Express Gen 2 endpoints, as well as integrated hard DDR3 memory controllers with error correction.

SmartFusion2 devices integrate an entire low-power, real-time microcontroller subsystem (MSS) with a rich set of industry-standard peripherals including Ethernet, USB, and CAN, while IGLOO2 devices integrate a high-performance memory subsystem with on-chip flash, 32 Kbyte embedded SRAM, and multiple DMA controllers.

### 2.1 Device Status

The following table shows the design security densities and development status of the IGLOO2 FPGA and SmartFusion2 SoC FPGA devices.


**Table 1 • IGLOO2 and SmartFusion2 Design Security Densities**

| Design Security Device Densities | Status     |
|----------------------------------|------------|
| 005                              | Production |
| 010, 010T                        | Production |
| 025, 025T                        | Production |
| 050, 050T                        | Production |
| 060, 060T                        | Production |
| 090, 090T                        | Production |
| 150, 150T                        | Production |

The following table shows the data security densities and development status of the IGLOO2 FPGA and SmartFusion2 SoC FPGA devices.

**Table 2 • IGLOO2 and SmartFusion2 Data Security Densities**

| Data Security Device Densities | Status     |
|--------------------------------|------------|
| 005S                           | Production |
| 010TS                          | Production |
| 025TS                          | Production |
| 050TS                          | Production |
| 060TS                          | Production |
| 090TS                          | Production |
| 150TS                          | Production |

**Figure 1 • High Temperature Data Retention (HTR)**

### 2.3.1.1 Overshoot/Undershoot Limits

For AC signals, the input signal may undershoot during transitions to  $-1.0$  V for no longer than 10% of the period. The current during the transition must not exceed 100 mA.

For AC signals, the input signal may overshoot during transitions to  $V_{CCI} + 1.0$  V for no longer than 10% of the period. The current during the transition must not exceed 100 mA.

**Note:** The above specifications do not apply to the PCI standard. The IGLOO2 and SmartFusion2 PCI I/Os are compliant with the PCI standard including the PCI overshoot/undershoot specifications.

### 2.3.1.2 Thermal Characteristics

The temperature variable in the Microsemi SoC Products Group Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption causes the chip's junction temperature to be higher than the ambient, case, or board temperatures.

EQ1 through EQ3 give the relationship between thermal resistance, temperature gradient, and power.

$$\theta_{JA} = \frac{T_J - T_A}{P} \quad \text{EQ 1}$$

$$\theta_{JB} = \frac{T_J - T_B}{P} \quad \text{EQ 2}$$

$$\theta_{JC} = \frac{T_J - T_C}{P} \quad \text{EQ 3}$$

**Table 15 • Inrush Currents at Power up,  $-40\text{ }^{\circ}\text{C} \leq T_J \leq 100\text{ }^{\circ}\text{C}$  – Typical Process**

| Power Supplies  | Voltage (V) | 005 | 010 | 025 | 050 | 060 | 090 | 150 | Unit |
|-----------------|-------------|-----|-----|-----|-----|-----|-----|-----|------|
| $V_{DD}$        | 1.26        | 25  | 32  | 38  | 48  | 45  | 77  | 109 | mA   |
| $V_{PP}$        | 3.46        | 33  | 49  | 36  | 180 | 13  | 36  | 51  | mA   |
| $V_{DDI}$       | 2.62        | 134 | 141 | 161 | 187 | 93  | 272 | 388 | mA   |
| Number of banks |             | 7   | 8   | 8   | 10  | 10  | 9   | 19  |      |

### 2.3.3 Average Fabric Temperature and Voltage Derating Factors

The following table lists the average temperature and voltage derating factors for fabric timing delays normalized to  $T_J = 85\text{ }^{\circ}\text{C}$ , in worst-case  $V_{DD} = 1.14\text{ V}$ .


**Table 16 • Average Junction Temperature and Voltage Derating Factors for Fabric Timing Delays**

| Array Voltage $V_{DD}$ (V) | $-40\text{ }^{\circ}\text{C}$ | $0\text{ }^{\circ}\text{C}$ | $25\text{ }^{\circ}\text{C}$ | $70\text{ }^{\circ}\text{C}$ | $85\text{ }^{\circ}\text{C}$ | $100\text{ }^{\circ}\text{C}$ |
|----------------------------|-------------------------------|-----------------------------|------------------------------|------------------------------|------------------------------|-------------------------------|
| 1.14                       | 0.83                          | 0.89                        | 0.92                         | 0.98                         | <b>1.00</b>                  | 1.02                          |
| 1.2                        | 0.75                          | 0.80                        | 0.83                         | 0.89                         | 0.91                         | 0.93                          |
| 1.26                       | 0.69                          | 0.73                        | 0.76                         | 0.81                         | 0.83                         | 0.85                          |

## 2.3.4 Timing Model

This section describes timing model and timing parameters.

**Figure 2 • Timing Model**



The following table lists the timing model parameters in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 17 • Timing Model Parameters**

| Index | Symbol      | Description                                 | -1    | Unit | For More Information                    |
|-------|-------------|---------------------------------------------|-------|------|-----------------------------------------|
| A     | $T_{PY}$    | Propagation delay of DDR3 receiver          | 1.605 | ns   | See <a href="#">Table 137</a> , page 50 |
| B     | $T_{ICLKQ}$ | Clock-to-Q of the input data register       | 0.16  | ns   | See <a href="#">Table 221</a> , page 71 |
|       | $T_{ISUD}$  | Setup time of the input data register       | 0.357 | ns   | See <a href="#">Table 221</a> , page 71 |
| C     | $T_{RCKH}$  | Input high delay for global clock           | 1.53  | ns   | See <a href="#">Table 227</a> , page 78 |
|       | $T_{RCKL}$  | Input low delay for global clock            | 0.897 | ns   | See <a href="#">Table 227</a> , page 78 |
| D     | $T_{PY}$    | Input propagation delay of LVDS receiver    | 2.774 | ns   | See <a href="#">Table 167</a> , page 56 |
| E     | $T_{DP}$    | Propagation delay of a three-input AND gate | 0.198 | ns   | See <a href="#">Table 223</a> , page 76 |

**Table 48 • LVCMOS 2.5 V Transmitter Characteristics for MSIOD Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}^1$ |       | $T_{LZ}^1$ |       | Unit |
|------------------------|--------------|----------|-------|----------|-------|----------|-------|------------|-------|------------|-------|------|
|                        |              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1         | -Std  | -1         | -Std  |      |
| 2 mA                   | Slow         | 2.206    | 2.596 | 2.678    | 3.15  | 2.64     | 3.106 | 4.935      | 5.805 | 4.74       | 5.576 | ns   |
| 4 mA                   | Slow         | 1.835    | 2.159 | 2.242    | 2.637 | 2.256    | 2.654 | 5.413      | 6.368 | 5.15       | 6.059 | ns   |
| 6 mA                   | Slow         | 1.709    | 2.01  | 2.132    | 2.508 | 2.167    | 2.549 | 5.813      | 6.838 | 5.499      | 6.469 | ns   |
| 8 mA                   | Slow         | 1.63     | 1.918 | 1.958    | 2.303 | 2.012    | 2.367 | 6.226      | 7.324 | 5.816      | 6.842 | ns   |
| 12 mA                  | Slow         | 1.648    | 1.939 | 1.86     | 2.187 | 1.921    | 2.259 | 6.519      | 7.669 | 6.027      | 7.09  | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

### 2.3.5.8 1.8 V LVCMOS

LVCMOS 1.8 is a general standard for 1.8 V applications and is supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs in compliance to the JEDEC specification JESD8-7A.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 49 • LVCMOS 1.8 V DC Recommended Operating Conditions**

| Parameter                                               | Symbol    | Min   | Typ | Max  | Unit |
|---------------------------------------------------------|-----------|-------|-----|------|------|
| <b>LVCMOS 1.8 V DC Recommended Operating Conditions</b> |           |       |     |      |      |
| Supply voltage                                          | $V_{DDI}$ | 1.710 | 1.8 | 1.89 | V    |

**Table 50 • LVCMOS 1.8 V DC Input Voltage Specification**

| Parameter                                           | Symbol        | Min                   | Max                   | Unit |
|-----------------------------------------------------|---------------|-----------------------|-----------------------|------|
| DC input logic high (for MSIOD and DDRIO I/O banks) | $V_{IH} (DC)$ | $0.65 \times V_{DDI}$ | 1.89                  | V    |
| DC input logic high (for MSIO I/O bank)             | $V_{IH} (DC)$ | $0.65 \times V_{DDI}$ | 3.45                  | V    |
| DC input logic low                                  | $V_{IL} (DC)$ | -0.3                  | $0.35 \times V_{DDI}$ | V    |
| Input current high <sup>1</sup>                     | $I_{IH} (DC)$ |                       |                       | –    |
| Input current low <sup>1</sup>                      | $I_{IL} (DC)$ |                       |                       | –    |

1. See Table 24, page 22.

**Table 51 • LVCMOS 1.8 V DC Output Voltage Specification**

| Parameter            | Symbol   | Min              | Max  | Unit |
|----------------------|----------|------------------|------|------|
| DC output logic high | $V_{OH}$ | $V_{DDI} - 0.45$ |      | V    |
| DC output logic low  | $V_{OL}$ |                  | 0.45 | V    |

**Table 52 • LVCMOS 1.8 V Minimum and Maximum AC Switching Speed**

| Parameter                                           | Symbol    | Max | Unit | Conditions                                 |
|-----------------------------------------------------|-----------|-----|------|--------------------------------------------|
| Maximum data rate (for DDRIO I/O bank) <sup>1</sup> | $D_{MAX}$ | 400 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIO I/O bank)               | $D_{MAX}$ | 295 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIOD I/O bank) <sup>1</sup> | $D_{MAX}$ | 400 | Mbps | AC loading: 17 pF load, maximum drive/slew |

1. Maximum Data Rate applies for Drive Strength 8 mA and above, All Slews.

**Table 72 • LVCMOS 1.5 V Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
|                        |              | –1              | –Std  | –1              | –Std  | –1              | –Std  | –1                           | –Std  | –1                           | –Std  |      |
| 2 mA                   | Slow         | 2.735           | 3.218 | 3.371           | 3.966 | 3.618           | 4.257 | 6.03                         | 7.095 | 5.705                        | 6.712 | ns   |
| 4 mA                   | Slow         | 2.426           | 2.854 | 2.992           | 3.521 | 3.221           | 3.79  | 6.738                        | 7.927 | 6.298                        | 7.41  | ns   |
| 6 mA                   | Slow         | 2.433           | 2.862 | 2.81            | 3.306 | 3.031           | 3.566 | 7.123                        | 8.38  | 6.596                        | 7.76  | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

### 2.3.5.10 1.2 V LVCMOS

LVCMOS 1.2 is a general standard for 1.2 V applications and is supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs in compliance to the JEDEC specification JESD8-12A.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 73 • LVCMOS 1.2 V DC Recommended DC Operating Conditions**

| Parameter      | Symbol           | Min   | Typ | Max  | Unit |
|----------------|------------------|-------|-----|------|------|
| Supply voltage | V <sub>DDI</sub> | 1.140 | 1.2 | 1.26 | V    |

**Table 74 • LVCMOS 1.2 V DC Input Voltage Specification**

| Parameter                                           | Symbol               | Min                     | Max                     | Unit |
|-----------------------------------------------------|----------------------|-------------------------|-------------------------|------|
| DC input logic high (for MSIOD and DDRIO I/O banks) | V <sub>IH</sub> (DC) | 0.65 × V <sub>DDI</sub> | 1.26                    | V    |
| DC input logic high (for MSIO I/O bank)             | V <sub>IH</sub> (DC) | 0.65 × V <sub>DDI</sub> | 3.45                    | V    |
| DC input logic low                                  | V <sub>IL</sub> (DC) | –0.3                    | 0.35 × V <sub>DDI</sub> | V    |
| Input current high <sup>1</sup>                     | I <sub>IH</sub> (DC) |                         |                         |      |
| Input current low <sup>1</sup>                      | I <sub>IL</sub> (DC) |                         |                         |      |

1. See Table 24, page 22.

**Table 75 • LVCMOS 1.2 V DC Output Voltage Specification**

| Parameter            | Symbol          | Min                     | Max                     | Unit |
|----------------------|-----------------|-------------------------|-------------------------|------|
| DC output logic high | V <sub>OH</sub> | V <sub>DDI</sub> × 0.75 |                         | V    |
| DC output logic low  | V <sub>OL</sub> |                         | V <sub>DDI</sub> × 0.25 | V    |

**Table 76 • LVCMOS 1.2 V Minimum and Maximum AC Switching Speed**

| Parameter                              | Symbol           | Max | Unit | Conditions                                 |
|----------------------------------------|------------------|-----|------|--------------------------------------------|
| Maximum data rate (for DDRIO I/O bank) | D <sub>MAX</sub> | 200 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIO I/O bank)  | D <sub>MAX</sub> | 120 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIOD I/O bank) | D <sub>MAX</sub> | 160 | Mbps | AC loading: 17 pF load, maximum drive/slew |

**Table 85 • LVCMOS 1.2 V Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |        | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|--------|------------------------------|-------|------|
|                        |              | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std   | -1                           | -Std  |      |
| 2 mA                   | Slow         | 3.883           | 4.568 | 4.868           | 5.726 | 5.329           | 6.269 | 7.994                        | 9.404  | 7.527                        | 8.855 | ns   |
| 4 mA                   | Slow         | 3.774           | 4.44  | 4.188           | 4.926 | 4.613           | 5.426 | 8.972                        | 10.555 | 8.315                        | 9.782 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

### 2.3.5.11 3.3 V PCI/PCIX

Peripheral Component Interface (PCI) for 3.3 V standards specify support for 33 MHz and 66 MHz PCI bus applications.

#### Minimum and Maximum DC/AC Input and Output Levels Specification (Applicable to MSIO Bank Only)

**Table 86 • PCI/PCI-X DC Recommended Operating Conditions**

| Parameter      | Symbol           | Min  | Typ | Max  | Unit |
|----------------|------------------|------|-----|------|------|
| Supply voltage | V <sub>DDI</sub> | 3.15 | 3.3 | 3.45 | V    |

**Table 87 • PCI/PCI-X DC Input Voltage Specification**

| Parameter                       | Symbol               | Min | Max  | Unit |
|---------------------------------|----------------------|-----|------|------|
| DC input voltage                | V <sub>I</sub>       | 0   | 3.45 | V    |
| Input current high <sup>1</sup> | I <sub>IH</sub> (DC) |     |      |      |
| Input current low <sup>1</sup>  | I <sub>IL</sub> (DC) |     |      |      |

1. See Table 24, page 22.

**Table 88 • PCI/PCI-X DC Output Voltage Specification**

| Parameter            | Symbol          | Min | Typ                   | Max | Unit |
|----------------------|-----------------|-----|-----------------------|-----|------|
| DC output logic high | V <sub>OH</sub> |     | Per PCI specification |     | V    |
| DC output logic low  | V <sub>OL</sub> |     | Per PCI specification |     | V    |

**Table 89 • PCI/PCI-X Minimum and Maximum AC Switching Speed**

| Parameter                         | Symbol           | Max | Unit | Conditions                           |
|-----------------------------------|------------------|-----|------|--------------------------------------|
| Maximum data rate (MSIO I/O bank) | D <sub>MAX</sub> | 630 | Mbps | AC Loading: per JEDEC specifications |

**Table 90 • PCI/PCI-X AC Test Parameter Specifications**

| Parameter                                                                                                   | Symbol            | Typ                      | Unit |
|-------------------------------------------------------------------------------------------------------------|-------------------|--------------------------|------|
| Measuring/trip point for data path (falling edge)                                                           | V <sub>TRIP</sub> | 0.615 × V <sub>DDI</sub> | V    |
| Measuring/trip point for data path (rising edge)                                                            | V <sub>TRIP</sub> | 0.285 × V <sub>DDI</sub> | V    |
| Resistance for data test path                                                                               | RTT_TEST          | 25                       | Ω    |
| Resistance for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )         | R <sub>ENT</sub>  | 2K                       | Ω    |
| Capacitive loading for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> ) | C <sub>ENT</sub>  | 5                        | pF   |
| Capacitive loading for data path (T <sub>DP</sub> )                                                         | C <sub>LOAD</sub> | 10                       | pF   |

**Table 100 • HSTL AC Test Parameter Specification**

| Parameter                                                                        | Symbol      | Typ  | Unit     |
|----------------------------------------------------------------------------------|-------------|------|----------|
| Measuring/trip point for data path                                               | $V_{TRIP}$  | 0.75 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$   | 2K   | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$   | 5    | pF       |
| Reference resistance for data test path for HSTL15 Class I ( $T_{DP}$ )          | $RTT\_TEST$ | 50   | $\Omega$ |
| Reference resistance for data test path for HSTL15 Class II ( $T_{DP}$ )         | $RTT\_TEST$ | 25   | $\Omega$ |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$  | 5    | pF       |

**AC Switching Characteristics**

Worst-case commercial conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ , worst-case  $V_{DDI}$ .

**Table 101 • HSTL Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers)**

|                          |      | $T_{PY}$ |       | Unit |
|--------------------------|------|----------|-------|------|
| On-Die Termination (ODT) |      | -1       | -Std  |      |
| Pseudo differential      | None | 1.605    | 1.888 | ns   |
|                          | 47.8 | 1.614    | 1.898 | ns   |
| True differential        | None | 1.622    | 1.909 | ns   |
|                          | 47.8 | 1.628    | 1.916 | ns   |

**Table 102 • HSTL Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

|               | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> |       | T <sub>LZ</sub> |       | Unit |
|---------------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|------|
|               | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1              | -Std  |      |
| HSTL Class I  |                 |       |                 |       |                 |       |                 |       |                 |       |      |
| Single-ended  | 2.6             | 3.059 | 2.514           | 2.958 | 2.514           | 2.958 | 2.431           | 2.86  | 2.431           | 2.86  | ns   |
| Differential  | 2.621           | 3.083 | 2.648           | 3.115 | 2.647           | 3.113 | 2.925           | 3.442 | 2.923           | 3.44  | ns   |
| HSTL Class II |                 |       |                 |       |                 |       |                 |       |                 |       |      |
| Single-ended  | 2.511           | 2.954 | 2.488           | 2.927 | 2.49            | 2.93  | 2.409           | 2.833 | 2.411           | 2.836 | ns   |
| Differential  | 2.528           | 2.974 | 2.552           | 3.003 | 2.551           | 3.001 | 2.897           | 3.409 | 2.896           | 3.408 | ns   |

**2.3.6.2 Stub-Series Terminated Logic**

Stub-Series Terminated Logic (SSTL) for 2.5 V (SSTL2), 1.8 V (SSTL18), and 1.5 V (SSTL15) is supported in IGLOO2 and SmartFusion2 SoC FPGAs. SSTL2 is defined by JEDEC standard JESD8-9B and SSTL18 is defined by JEDEC standard JESD8-15. IGLOO2 SSTL I/O configurations are designed to meet double data rate standards DDR/2/3 for general purpose memory buses. Double data rate standards are designed to meet their JEDEC specifications as defined by JEDEC standard JESD79F for DDR, JEDEC standard JESD79-2F for DDR, JEDEC standard JESD79-3D for DDR3, and JEDEC standard JESD209A for LPDDR.

### 2.3.6.3 Stub-Series Terminated Logic 2.5 V (SSTL2)

SSTL2 Class I and Class II are supported in IGLOO2 and SmartFusion2 SoC FPGAs and also comply with reduced and full drive of double data rate (DDR) standards. IGLOO2 and SmartFusion2 SoC FPGA I/Os supports both standards for single-ended signaling and differential signaling for SSTL2. This standard requires a differential amplifier input buffer and a push-pull output buffer.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 103 • DDR1/SSTL2 DC Recommended Operating Conditions**

| Parameter               | Symbol    | Min   | Typ   | Max   | Unit |
|-------------------------|-----------|-------|-------|-------|------|
| Supply voltage          | $V_{DDI}$ | 2.375 | 2.5   | 2.625 | V    |
| Termination voltage     | $V_{TT}$  | 1.164 | 1.250 | 1.339 | V    |
| Input reference voltage | $V_{REF}$ | 1.164 | 1.250 | 1.339 | V    |

**Table 104 • DDR1/SSTL2 DC Input Voltage Specification**

| Parameter                       | Symbol        | Min              | Max              | Unit |
|---------------------------------|---------------|------------------|------------------|------|
| DC input logic high             | $V_{IH} (DC)$ | $V_{REF} + 0.15$ | 2.625            | V    |
| DC input logic low              | $V_{IL} (DC)$ | -0.3             | $V_{REF} - 0.15$ | V    |
| Input current high <sup>1</sup> | $I_{IH} (DC)$ |                  |                  |      |
| Input current low <sup>1</sup>  | $I_{IL} (DC)$ |                  |                  |      |

1. See Table 24, page 22.

**Table 105 • DDR1/SSTL2 DC Output Voltage Specification**

| Parameter                                                                           | Symbol               | Min              | Max              | Unit |
|-------------------------------------------------------------------------------------|----------------------|------------------|------------------|------|
| <b>SSTL2 Class I (DDR Reduced Drive)</b>                                            |                      |                  |                  |      |
| DC output logic high                                                                | $V_{OH}$             | $V_{TT} + 0.608$ |                  | V    |
| DC output logic low                                                                 | $V_{OL}$             |                  | $V_{TT} - 0.608$ | V    |
| Output minimum source DC current                                                    | $I_{OH}$ at $V_{OH}$ | 8.1              |                  | mA   |
| Output minimum sink current                                                         | $I_{OL}$ at $V_{OL}$ | -8.1             |                  | mA   |
| <b>SSTL2 Class II (DDR Full Drive) – Applicable to MSIO and DDRIO I/O Bank Only</b> |                      |                  |                  |      |
| DC output logic high                                                                | $V_{OH}$             | $V_{TT} + 0.81$  |                  | V    |
| DC output logic low                                                                 | $V_{OL}$             |                  | $V_{TT} - 0.81$  | V    |
| Output minimum source DC current                                                    | $I_{OH}$ at $V_{OH}$ | 16.2             |                  | mA   |
| Output minimum sink current                                                         | $I_{OL}$ at $V_{OL}$ | -16.2            |                  | mA   |

**Table 106 • DDR1/SSTL2 DC Differential Voltage Specification**

| Parameter                     | Symbol        | Min | Unit |
|-------------------------------|---------------|-----|------|
| DC input differential voltage | $V_{ID} (DC)$ | 0.3 | V    |

**Table 107 • SSTL2 AC Differential Voltage Specifications**

| Parameter                           | Symbol          | Min                        | Max                        | Unit |
|-------------------------------------|-----------------|----------------------------|----------------------------|------|
| AC input differential voltage       | $V_{DIFF} (AC)$ | 0.7                        |                            | V    |
| AC differential cross point voltage | $V_x (AC)$      | $0.5 \times V_{DDI} - 0.2$ | $0.5 \times V_{DDI} + 0.2$ | V    |

**Table 108 • SSTL2 Minimum and Maximum AC Switching Speeds**

| Parameter                              | Symbol    | Max | Unit | Conditions                           |
|----------------------------------------|-----------|-----|------|--------------------------------------|
| Maximum data rate (for DDRIO I/O bank) | $D_{MAX}$ | 400 | Mbps | AC loading: per JEDEC specifications |
| Maximum data rate (for MSIO I/O bank)  | $D_{MAX}$ | 575 | Mbps | AC loading: 17pF load                |
| Maximum data rate (for MSIOD I/O bank) | $D_{MAX}$ | 700 | Mbps | AC loading: 3 pF / 50 $\Omega$ load  |
|                                        |           | 510 | Mbps | AC loading: 17pF load                |

**Table 109 • SSTL2 AC Impedance Specifications**

| Parameter                                                         | Typ    | Unit     | Conditions                        |
|-------------------------------------------------------------------|--------|----------|-----------------------------------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | 20, 42 | $\Omega$ | Reference resistor = 150 $\Omega$ |

**Table 110 • DDR1/SSTL2 AC Test Parameter Specifications**

| Parameter                                                                        | Symbol      | Typ  | Unit     |
|----------------------------------------------------------------------------------|-------------|------|----------|
| Measuring/trip point for data path                                               | $V_{TRIP}$  | 1.25 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$   | 2K   | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$   | 5    | pF       |
| Reference resistance for data test path for SSTL2 Class I ( $T_{DP}$ )           | $RTT\_TEST$ | 50   | $\Omega$ |
| Reference resistance for data test path for SSTL2 Class II ( $T_{DP}$ )          | $RTT\_TEST$ | 25   | $\Omega$ |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$  | 5    | pF       |

**AC Switching Characteristics**

Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$

**Table 111 • SSTL2 Receiver Characteristics for DDRIO I/O Bank (Input Buffers)**

|                     |                          | $T_{PY}$ |       | Unit |
|---------------------|--------------------------|----------|-------|------|
|                     | On-Die Termination (ODT) | -1       | -Std  |      |
| Pseudo differential | None                     | 1.549    | 1.821 | ns   |
| True differential   | None                     | 1.589    | 1.87  | ns   |

**Table 118 • DDR1/SSTL2 Class II Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

|              | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|--------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| Single-ended | 2.29     | 2.693 | 1.988    | 2.338 | 1.978    | 2.326 | 1.989    | 2.34  | 1.979    | 2.328 | ns   |
| Differential | 2.418    | 2.846 | 2.304    | 2.711 | 2.297    | 2.702 | 2.131    | 2.506 | 2.124    | 2.499 | ns   |

**2.3.6.4 Stub-Series Terminated Logic 1.8 V (SSTL18)**

SSTL18 Class I and Class II are supported in IGLOO2 and SmartFusion2 SoC FPGAs, and also comply with the reduced and full drive double data rate (DDR2) standard. IGLOO2 and SmartFusion2 SoC FPGA I/Os support both standards for single-ended signaling and differential signaling for SSTL18. This standard requires a differential amplifier input buffer and a push-pull output buffer.

**Minimum and Maximum DC/AC Input and Output Levels Specification****Table 119 • SSTL18 DC Recommended DC Operating Conditions**

| Parameter               | Symbol    | Min   | Typ   | Max   | Unit |
|-------------------------|-----------|-------|-------|-------|------|
| Supply voltage          | $V_{DDI}$ | 1.71  | 1.8   | 1.89  | V    |
| Termination voltage     | $V_{TT}$  | 0.838 | 0.900 | 0.964 | V    |
| Input reference voltage | $V_{REF}$ | 0.838 | 0.900 | 0.964 | V    |

**Table 120 • SSTL18 DC Input Voltage Specification**


| Parameter                       | Symbol        | Min               | Max               | Unit |
|---------------------------------|---------------|-------------------|-------------------|------|
| DC input logic high             | $V_{IH}$ (DC) | $V_{REF} + 0.125$ | 1.89              | V    |
| DC input logic low              | $V_{IL}$ (DC) | -0.3              | $V_{REF} - 0.125$ | V    |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |                   |                   |      |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |                   |                   |      |

1. See Table 24, page 22.

**Table 121 • SSTL18 DC Output Voltage Specification**

| Parameter                                              | Symbol               | Min              | Max              | Unit |
|--------------------------------------------------------|----------------------|------------------|------------------|------|
| <b>SSTL18 Class I (DDR2 Reduced Drive)</b>             |                      |                  |                  |      |
| DC output logic high                                   | $V_{OH}$             | $V_{TT} + 0.603$ |                  | V    |
| DC output logic low                                    | $V_{OL}$             |                  | $V_{TT} - 0.603$ | V    |
| Output minimum source DC current (DDRIO I/O bank only) | $I_{OH}$ at $V_{OH}$ | 6.5              |                  | mA   |
| Output minimum sink current (DDRIO I/O bank only)      | $I_{OL}$ at $V_{OL}$ | -6.5             |                  | mA   |
| <b>SSTL18 Class II (DDR2 Full Drive)<sup>1</sup></b>   |                      |                  |                  |      |
| DC output logic high                                   | $V_{OH}$             | $V_{TT} + 0.603$ |                  | V    |
| DC output logic low                                    | $V_{OL}$             |                  | $V_{TT} - 0.603$ | V    |
| Output minimum source DC current (DDRIO I/O bank only) | $I_{OH}$ at $V_{OH}$ | 13.4             |                  | mA   |
| Output minimum sink current (DDRIO I/O bank only)      | $I_{OL}$ at $V_{OL}$ | -13.4            |                  | mA   |

1. To meet JEDEC Electrical Compliance, use DDR2 Full Drive Transmitter.

**Figure 9 • I/O Register Output Timing Diagram**

The following table lists the output/enable propagation delays in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .


**Table 220 • Output/Enable Data Register Propagation Delays**

| Parameter                                                            | Symbol        | Measuring Nodes (from, to) <sup>1</sup> | -1    | -Std  | Unit |
|----------------------------------------------------------------------|---------------|-----------------------------------------|-------|-------|------|
| Bypass delay of the output/enable register                           | $T_{OBYP}$    | F, G or H, I                            | 0.353 | 0.415 | ns   |
| Clock-to-Q of the output/enable register                             | $T_{OCLKQ}$   | E, G or E, I                            | 0.263 | 0.309 | ns   |
| Data setup time for the output/enable register                       | $T_{OSUD}$    | A, E or J, E                            | 0.19  | 0.223 | ns   |
| Data hold time for the output/enable register                        | $T_{OHD}$     | A, E or J, E                            | 0     | 0     | ns   |
| Enable setup time for the output/enable register                     | $T_{OSUE}$    | B, E                                    | 0.419 | 0.493 | ns   |
| Enable hold time for the output/enable register                      | $T_{OHE}$     | B, E                                    | 0     | 0     | ns   |
| Synchronous load setup time for the output/enable register           | $T_{OSUSL}$   | D, E                                    | 0.196 | 0.231 | ns   |
| Synchronous load hold time for the output/enable register            | $T_{OHSL}$    | D, E                                    | 0     | 0     | ns   |
| Asynchronous clear-to-q of the output/enable register ( $ADn = 1$ )  | $T_{OALN2Q}$  | C, G or C, I                            | 0.505 | 0.594 | ns   |
| Asynchronous preset-to-q of the output/enable register ( $ADn = 0$ ) |               | C, G or C, I                            | 0.528 | 0.621 | ns   |
| Asynchronous load removal time for the output/enable register        | $T_{OREMALN}$ | C, E                                    | 0     | 0     | ns   |
| Asynchronous load recovery time for the output/enable register       | $T_{ORECALN}$ | C, E                                    | 0.034 | 0.04  | ns   |
| Asynchronous load minimum pulse width for the output/enable register | $T_{OWALN}$   | C, C                                    | 0.304 | 0.357 | ns   |
| Clock minimum pulse width high for the output/enable register        | $T_{OCKMPWH}$ | E, E                                    | 0.075 | 0.088 | ns   |
| Clock minimum pulse width low for the output/enable register         | $T_{OCKMPWL}$ | E, E                                    | 0.159 | 0.187 | ns   |

1. For the derating values at specific junction temperature and voltage supply levels, see Table 16, page 14 for derating values.

### 2.3.9.2 Input DDR Timing Diagram

Figure 11 • Input DDR Timing Diagram



### 2.3.9.3 Timing Characteristics

The following table lists the input DDR propagation delays in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

Table 221 • Input DDR Propagation Delays

| Symbol          | Description                                   | Measuring Nodes<br>(from, to) | -1    | -Std  | Unit |
|-----------------|-----------------------------------------------|-------------------------------|-------|-------|------|
| $T_{DDRICKQ1}$  | Clock-to-Out Out_QR for input DDR             | B, C                          | 0.16  | 0.188 | ns   |
| $T_{DDRICKQ2}$  | Clock-to-Out Out_QF for input DDR             | B, D                          | 0.166 | 0.195 | ns   |
| $T_{DDRISUD}$   | Data setup for input DDR                      | A, B                          | 0.357 | 0.421 | ns   |
| $T_{DDRIHD}$    | Data hold for input DDR                       | A, B                          | 0     | 0     | ns   |
| $T_{DDRISUE}$   | Enable setup for input DDR                    | E, B                          | 0.46  | 0.542 | ns   |
| $T_{DDRIHE}$    | Enable hold for input DDR                     | E, B                          | 0     | 0     | ns   |
| $T_{DDRISUSLn}$ | Synchronous load setup for input DDR          | G, B                          | 0.46  | 0.542 | ns   |
| $T_{DDRIHSLn}$  | Synchronous load hold for input DDR           | G, B                          | 0     | 0     | ns   |
| $T_{DDRIAL2Q1}$ | Asynchronous load-to-out QR for input DDR     | F, C                          | 0.587 | 0.69  | ns   |
| $T_{DDRIAL2Q2}$ | Asynchronous load-to-out QF for input DDR     | F, D                          | 0.541 | 0.636 | ns   |
| $T_{DDRIREMAL}$ | Asynchronous load removal time for input DDR  | F, B                          | 0     | 0     | ns   |
| $T_{DDRIRECAL}$ | Asynchronous load recovery time for input DDR | F, B                          | 0.074 | 0.087 | ns   |

**Table 231 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 1K × 18 (continued)**

| Parameter                                                              | Symbol                | –1     |       | –Std   |       | Unit |
|------------------------------------------------------------------------|-----------------------|--------|-------|--------|-------|------|
|                                                                        |                       | Min    | Max   | Min    | Max   |      |
| Block select hold time                                                 | T <sub>BLKHD</sub>    | 0.216  |       | 0.254  |       | ns   |
| Block select to out disable time (when pipelined register is disabled) | T <sub>BLK2Q</sub>    |        | 1.529 |        | 1.799 | ns   |
| Block select minimum pulse width                                       | T <sub>BLKMPW</sub>   | 0.186  |       | 0.219  |       | ns   |
| Read enable setup time                                                 | T <sub>RDESU</sub>    | 0.449  |       | 0.528  |       | ns   |
| Read enable hold time                                                  | T <sub>RDEHD</sub>    | 0.167  |       | 0.197  |       | ns   |
| Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)                | T <sub>RDPLESU</sub>  | 0.248  |       | 0.291  |       | ns   |
| Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)                 | T <sub>RDPLEHD</sub>  | 0.102  |       | 0.12   |       | ns   |
| Asynchronous reset to output propagation delay                         | T <sub>R2Q</sub>      | –      | 1.506 | –      | 1.772 | ns   |
| Asynchronous reset removal time                                        | T <sub>RSTREM</sub>   | 0.506  |       | 0.595  |       | ns   |
| Asynchronous reset recovery time                                       | T <sub>RSTREC</sub>   | 0.004  |       | 0.005  |       | ns   |
| Asynchronous reset minimum pulse width                                 | T <sub>RSTMPW</sub>   | 0.301  |       | 0.354  |       | ns   |
| Pipelined register asynchronous reset removal time                     | T <sub>PLRSTREM</sub> | –0.279 |       | –0.328 |       | ns   |
| Pipelined register asynchronous reset recovery time                    | T <sub>PLRSTREC</sub> | 0.327  |       | 0.385  |       | ns   |
| Pipelined register asynchronous reset minimum pulse width              | T <sub>PLRSTMPW</sub> | 0.282  |       | 0.332  |       | ns   |
| Synchronous reset setup time                                           | T <sub>SRSTSU</sub>   | 0.226  |       | 0.265  |       | ns   |
| Synchronous reset hold time                                            | T <sub>SRSTHD</sub>   | 0.036  |       | 0.043  |       | ns   |
| Write enable setup time                                                | T <sub>WESU</sub>     | 0.39   |       | 0.458  |       | ns   |
| Write enable hold time                                                 | T <sub>WEHD</sub>     | 0.242  |       | 0.285  |       | ns   |
| Maximum frequency                                                      | F <sub>MAX</sub>      |        | 400   |        | 340   | MHz  |

The following table lists the RAM1K18 – dual-port mode for depth × width configuration 2K × 9 in worst commercial-case conditions when T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V.

**Table 232 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 2K × 9**

| Parameter                                  | Symbol                 | –1    |       | –Std  |       | Unit |
|--------------------------------------------|------------------------|-------|-------|-------|-------|------|
|                                            |                        | Min   | Max   | Min   | Max   |      |
| Clock period                               | T <sub>CY</sub>        | 2.5   |       | 2.941 |       | ns   |
| Clock minimum pulse width high             | T <sub>CLKMPWH</sub>   | 1.125 |       | 1.323 |       | ns   |
| Clock minimum pulse width low              | T <sub>CLKMPWL</sub>   | 1.125 |       | 1.323 |       | ns   |
| Pipelined clock period                     | T <sub>PLCY</sub>      | 2.5   |       | 2.941 |       | ns   |
| Pipelined clock minimum pulse width high   | T <sub>PLCLKMPWH</sub> | 1.125 |       | 1.323 |       | ns   |
| Pipelined clock minimum pulse width low    | T <sub>PLCLKMPWL</sub> | 1.125 |       | 1.323 |       | ns   |
| Read access time with pipeline register    |                        |       | 0.334 |       | 0.393 | ns   |
| Read access time without pipeline register | T <sub>CLK2Q</sub>     |       | 2.273 |       | 2.674 | ns   |
| Access time with feed-through write timing |                        |       | 1.529 |       | 1.799 | ns   |

**Table 237 •  $\mu$ SRAM (RAM64x18) in  $64 \times 18$  Mode (continued)**

| Parameter                | Symbol        | –1     |     | –Std  |     | Unit |
|--------------------------|---------------|--------|-----|-------|-----|------|
|                          |               | Min    | Max | Min   | Max |      |
| Write address setup time | $T_{ADDRCSU}$ | 0.088  |     | 0.104 |     | ns   |
| Write address hold time  | $T_{ADDRCHD}$ | 0.128  |     | 0.15  |     | ns   |
| Write enable setup time  | $T_{WECSU}$   | 0.397  |     | 0.467 |     | ns   |
| Write enable hold time   | $T_{WECHD}$   | –0.026 |     | –0.03 |     | ns   |
| Maximum frequency        | $F_{MAX}$     |        | 250 |       | 250 | MHz  |

The following table lists the  $\mu$ SRAM in  $64 \times 16$  mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 238 •  $\mu$ SRAM (RAM64x16) in  $64 \times 16$  Mode**


| Parameter                                                                             | Symbol          | –1     |       | –Std   |       | Unit |
|---------------------------------------------------------------------------------------|-----------------|--------|-------|--------|-------|------|
|                                                                                       |                 | Min    | Max   | Min    | Max   |      |
| Read clock period                                                                     | $T_{CY}$        | 4      |       | 4      |       | ns   |
| Read clock minimum pulse width high                                                   | $T_{CLKMPWH}$   | 1.8    |       | 1.8    |       | ns   |
| Read clock minimum pulse width low                                                    | $T_{CLKMPWL}$   | 1.8    |       | 1.8    |       | ns   |
| Read pipeline clock period                                                            | $T_{PLCY}$      | 4      |       | 4      |       | ns   |
| Read pipeline clock minimum pulse width high                                          | $T_{PLCLKMPWH}$ | 1.8    |       | 1.8    |       | ns   |
| Read pipeline clock minimum pulse width low                                           | $T_{PLCLKMPWL}$ | 1.8    |       | 1.8    |       | ns   |
| Read access time with pipeline register                                               | $T_{CLK2Q}$     |        | 0.266 |        | 0.313 | ns   |
| Read access time without pipeline register                                            |                 |        | 1.677 |        | 1.973 | ns   |
| Read address setup time in synchronous mode                                           | $T_{ADDRSU}$    | 0.301  |       | 0.354  |       | ns   |
| Read address setup time in asynchronous mode                                          |                 | 1.856  |       | 2.184  |       | ns   |
| Read address hold time in synchronous mode                                            | $T_{ADDRHD}$    | 0.091  |       | 0.107  |       | ns   |
| Read address hold time in asynchronous mode                                           |                 | –0.778 |       | –0.915 |       | ns   |
| Read enable setup time                                                                | $T_{RDENSU}$    | 0.278  |       | 0.327  |       | ns   |
| Read enable hold time                                                                 | $T_{RDENHD}$    | 0.057  |       | 0.067  |       | ns   |
| Read block select setup time                                                          | $T_{BLKSU}$     | 1.839  |       | 2.163  |       | ns   |
| Read block select hold time                                                           | $T_{BLKHD}$     | –0.65  |       | –0.765 |       | ns   |
| Read block select to out disable time (when pipelined register is disabled)           | $T_{BLK2Q}$     |        | 2.036 |        | 2.396 | ns   |
| Read asynchronous reset removal time (pipelined clock)                                | $T_{RSTREM}$    | –0.023 |       | –0.027 |       | ns   |
| Read asynchronous reset removal time (non-pipelined clock)                            |                 | 0.046  |       | 0.054  |       | ns   |
| Read asynchronous reset recovery time (pipelined clock)                               | $T_{RSTREC}$    | 0.507  |       | 0.597  |       | ns   |
| Read asynchronous reset recovery time (non-pipelined clock)                           |                 | 0.236  |       | 0.278  |       | ns   |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | $T_{R2Q}$       |        | 0.835 |        | 0.983 | ns   |
| Read synchronous reset setup time                                                     | $T_{SRSTSU}$    | 0.271  |       | 0.319  |       | ns   |

### 2.3.21 Clock Conditioning Circuits (CCC)

The following table lists the CCC/PLL specifications in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 282 • IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Specification**

| Parameter                                                      | Min   | Typ | Max  | Unit          | Conditions                                                                  |
|----------------------------------------------------------------|-------|-----|------|---------------|-----------------------------------------------------------------------------|
| Clock conditioning circuitry input frequency $F_{IN\_CCC}$     | 1     |     | 200  | MHz           | All CCC                                                                     |
|                                                                | 0.032 |     | 200  | MHz           | 32 kHz capable CCC                                                          |
| Clock conditioning circuitry output frequency $F_{OUT\_CCC}^1$ | 0.078 |     | 400  | MHz           |                                                                             |
| PLL VCO frequency <sup>2</sup>                                 | 500   |     | 1000 | MHz           |                                                                             |
| Delay increments in programmable delay blocks                  |       | 75  | 100  | ps            |                                                                             |
| Number of programmable values in each programmable delay block |       |     | 64   |               |                                                                             |
| Acquisition time                                               |       | 70  | 100  | $\mu\text{s}$ | $F_{IN} \geq 1\text{ MHz}$                                                  |
|                                                                |       | 1   | 16   | ms            | $F_{IN} = 32\text{ kHz}$                                                    |
| Input duty cycle (reference clock)                             |       |     |      |               | Internal Feedback                                                           |
|                                                                | 10    |     | 90   | %             | $1\text{ MHz} \leq F_{IN\_CCC} \leq 25\text{ MHz}$                          |
|                                                                | 25    |     | 75   | %             | $25\text{ MHz} \leq F_{IN\_CCC} \leq 100\text{ MHz}$                        |
|                                                                | 35    |     | 65   | %             | $100\text{ MHz} \leq F_{IN\_CCC} \leq 150\text{ MHz}$                       |
|                                                                | 45    |     | 55   | %             | $150\text{ MHz} \leq F_{IN\_CCC} \leq 200\text{ MHz}$                       |
|                                                                |       |     |      |               | External Feedback (CCC, FPGA, Off-chip)                                     |
|                                                                | 25    |     | 75   | %             | $1\text{ MHz} \leq F_{IN\_CCC} \leq 25\text{ MHz}$                          |
|                                                                | 35    |     | 65   | %             | $25\text{ MHz} \leq F_{IN\_CCC} \leq 35\text{ MHz}$                         |
|                                                                | 45    |     | 55   | %             | $35\text{ MHz} \leq F_{IN\_CCC} \leq 50\text{ MHz}$                         |
|                                                                | 48    |     | 52   | %             | 050 devices $F_{OUT} \leq 400\text{ MHz}$                                   |
|                                                                | 48    |     | 52   | %             | 005, 010, and 025 devices $F_{OUT} < 350\text{ MHz}$                        |
|                                                                | 46    |     | 54   | %             | 005, 010, and 025 devices $350\text{ MHz} \leq F_{out} \leq 400\text{ MHz}$ |
| Output duty cycle                                              | 48    |     | 52   | %             | 060 and 090 devices $F_{OUT} \leq 100\text{ MHz}$                           |
|                                                                | 44    |     | 52   | %             | 060 and 090 devices $100\text{ MHz} \leq F_{OUT} \leq 400\text{ MHz}$       |
|                                                                | 48    |     | 52   | %             | 150 devices $F_{OUT} \leq 120\text{ MHz}$                                   |
|                                                                | 45    |     | 52   | %             | 150 devices $120\text{ MHz} \leq F_{OUT} \leq 400\text{ MHz}$               |
| <b>Spread Spectrum Characteristics</b>                         |       |     |      |               |                                                                             |
| Modulation frequency range                                     | 25    | 35  | 50   | k             |                                                                             |
| Modulation depth range                                         | 0     |     | 1.5  | %             |                                                                             |
| Modulation depth control                                       |       | 0.5 |      | %             |                                                                             |

**Figure 18 • Power-up to Functional Timing Diagram for IGLOO2**

### 2.3.25 DEVRST\_N Characteristics

**Table 290 • DEVRST\_N Characteristics for All Devices**

| Parameter             | Symbol            | Max | Unit |
|-----------------------|-------------------|-----|------|
| DEVRST_N ramp rate    | $T_{RAMPDEVRSTN}$ | 1   | us   |
| DEVRST_N cycling rate | $F_{MAXPDEVRSTN}$ | 100 | kHz  |

### 2.3.26 DEVRST\_N to Functional Times

The following table lists the SmartFusion2 DEVRST\_N to functional times in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 291 • DEVRST\_N to Functional Times for SmartFusion2**

| Symbol           | From             | To                      | Description                                       | Maximum Power-up to Functional Time for SmartFusion2 (uS) |     |     |     |     |     |     |
|------------------|------------------|-------------------------|---------------------------------------------------|-----------------------------------------------------------|-----|-----|-----|-----|-----|-----|
|                  |                  |                         |                                                   | 005                                                       | 010 | 025 | 050 | 060 | 090 | 150 |
| $T_{POR2OUT}$    | POWER_ON_RESET_N | Output available at I/O | Fabric to output                                  | 518                                                       | 501 | 527 | 521 | 422 | 419 | 694 |
| $T_{POR2MSSRST}$ | POWER_ON_RESET_N | MSS_RESET_N_M2F         | Fabric to MSS                                     | 515                                                       | 497 | 524 | 518 | 417 | 414 | 689 |
| $T_{MSSRST2OUT}$ | MSS_RESET_N_M2F  | Output available at I/O | MSS to output                                     | 3.5                                                       | 3.5 | 3.5 | 3.3 | 4.8 | 4.8 | 4.8 |
| $T_{DEVRST2OUT}$ | DEVRST_N         | Output available at I/O | $V_{DD}$ at its minimum threshold level to output | 706                                                       | 768 | 715 | 691 | 641 | 635 | 871 |

**Table 291 • DEVRST\_N to Functional Times for SmartFusion2 (continued)**

| Symbol                     | From     | To                    | Description                                              | Maximum Power-up to Functional Time for SmartFusion2 (uS) |     |     |     |     |     |     |
|----------------------------|----------|-----------------------|----------------------------------------------------------|-----------------------------------------------------------|-----|-----|-----|-----|-----|-----|
|                            |          |                       |                                                          | 005                                                       | 010 | 025 | 050 | 060 | 090 | 150 |
| $T_{\text{DEVRST2POR}}$    | DEVRST_N | POWER_ON_RESET_N      | $V_{\text{DD}}$ at its minimum threshold level to fabric | 233                                                       | 289 | 216 | 213 | 237 | 234 | 219 |
| $T_{\text{DEVRST2MSSRST}}$ | DEVRST_N | MSS_RESET_N_M2F       | $V_{\text{DD}}$ at its minimum threshold level to MSS    | 702                                                       | 765 | 712 | 688 | 636 | 630 | 866 |
| $T_{\text{DEVRST2WPU}}$    | DEVRST_N | DDRIO Inbuf weak pull | DEVRST_N to Inbuf weak pull                              | 208                                                       | 202 | 197 | 193 | 216 | 215 | 215 |
|                            | DEVRST_N | MSIO Inbuf weak pull  | DEVRST_N to Inbuf weak pull                              | 208                                                       | 202 | 197 | 193 | 216 | 215 | 215 |
|                            | DEVRST_N | MSIOD Inbuf weak pull | DEVRST_N to Inbuf weak pull                              | 208                                                       | 202 | 197 | 193 | 216 | 215 | 215 |

**Figure 19 • DEVRST\_N to Functional Timing Diagram for SmartFusion2**