



Welcome to [E-XFL.COM](#)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	27696
Total RAM Bits	1130496
Number of I/O	138
Number of Gates	-
Voltage - Supply	1.14V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	256-LFBGA
Supplier Device Package	256-FPBGA (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/m2gl025-vfg256">https://www.e-xfl.com/product-detail/microchip-technology/m2gl025-vfg256</a>

Table 214	LVPECL Recommended DC Operating Conditions .....	64
Table 215	LVPECL Receiver Characteristics for MSIO I/O Bank .....	65
Table 216	LVPECL DC Input Voltage Specification .....	65
Table 217	LVPECL DC Differential Voltage Specification .....	65
Table 218	LVPECL Minimum and Maximum AC Switching Speeds .....	65
Table 219	Input Data Register Propagation Delays .....	67
Table 220	Output/Enable Data Register Propagation Delays .....	69
Table 221	Input DDR Propagation Delays .....	71
Table 222	Output DDR Propagation Delays .....	74
Table 223	Combinatorial Cell Propagation Delays .....	76
Table 224	Register Delays .....	77
Table 225	150 Device Global Resource .....	78
Table 226	090 Device Global Resource .....	78
Table 227	050 Device Global Resource .....	78
Table 228	025 Device Global Resource .....	78
Table 229	010 Device Global Resource .....	79
Table 230	005 Device Global Resource .....	79
Table 231	RAM1K18 – Dual-Port Mode for Depth × Width Configuration 1K × 18 .....	79
Table 232	RAM1K18 – Dual-Port Mode for Depth × Width Configuration 2K × 9 .....	80
Table 233	RAM1K18 – Dual-Port Mode for Depth × Width Configuration 4K × 4 .....	81
Table 234	RAM1K18 – Dual-Port Mode for Depth × Width Configuration 8K × 2 .....	83
Table 235	RAM1K18 – Dual-Port Mode for Depth × Width Configuration 16K × 1 .....	84
Table 236	RAM1K18 – Two-Port Mode for Depth × Width Configuration 512 × 36 .....	85
Table 237	μSRAM (RAM64x18) in 64 × 18 Mode .....	86
Table 238	μSRAM (RAM64x16) in 64 × 16 Mode .....	87
Table 239	μSRAM (RAM128x9) in 128 × 9 Mode .....	88
Table 240	μSRAM (RAM128x8) in 128 × 8 Mode .....	89
Table 241	μSRAM (RAM256x4) in 256 × 4 Mode .....	91
Table 242	μSRAM (RAM512x2) in 512 × 2 Mode .....	92
Table 243	μSRAM (RAM1024x1) in 1024 × 1 Mode .....	93
Table 244	JTAG Programming (Fabric Only) .....	94
Table 245	JTAG Programming (eNVM Only) .....	95
Table 246	JTAG Programming (Fabric and eNVM) .....	95
Table 247	2 Step IAP Programming (Fabric Only) .....	95
Table 248	2 Step IAP Programming (eNVM Only) .....	96
Table 249	2 Step IAP Programming (Fabric and eNVM) .....	96
Table 250	SmartFusion2 Cortex-M3 ISP Programming (Fabric Only) .....	96
Table 251	SmartFusion2 Cortex-M3 ISP Programming (eNVM Only) .....	96
Table 252	SmartFusion2 Cortex-M3 ISP Programming (Fabric and eNVM) .....	97
Table 253	Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric Only) .....	97
Table 254	Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only) .....	97
Table 255	Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric and eNVM) .....	98
Table 256	JTAG Programming (Fabric Only) .....	99
Table 257	JTAG Programming (eNVM Only) .....	99
Table 258	JTAG Programming (Fabric and eNVM) .....	99
Table 259	2 Step IAP Programming (Fabric Only) .....	100
Table 260	2 Step IAP Programming (eNVM Only) .....	100
Table 261	2 Step IAP Programming (Fabric and eNVM) .....	100
Table 262	SmartFusion2 Cortex-M3 ISP Programming (Fabric Only) .....	101
Table 263	SmartFusion2 Cortex-M3 ISP Programming (eNVM Only) .....	101
Table 264	SmartFusion2 Cortex-M3 ISP Programming (Fabric and eNVM) .....	101
Table 265	Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric Only) .....	102
Table 266	Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only) .....	102
Table 267	Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric and eNVM) .....	102
Table 268	Math Blocks with all Registers Used .....	103
Table 269	Math Block with Input Bypassed and Output Registers Used .....	103
Table 270	Math Block with Input Register Used and Output in Bypass Mode .....	104
Table 271	Math Block with Input and Output in Bypass Mode .....	104
Table 272	eNVM Read Performance .....	104

Table 273	eNVM Page Programming .....	104
Table 274	SRAM PUF .....	105
Table 275	Non-Deterministic Random Bit Generator (NRBG) .....	106
Table 276	Cryptographic Block Characteristics .....	106
Table 277	Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz) .....	107
Table 278	Electrical Characteristics of the Crystal Oscillator – Medium Gain Mode (2 MHz) .....	108
Table 279	Electrical Characteristics of the Crystal Oscillator – Low Gain Mode (32 kHz) .....	108
Table 280	Electrical Characteristics of the 50 MHz RC Oscillator .....	109
Table 281	Electrical Characteristics of the 1 MHz RC Oscillator .....	109
Table 282	IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Specification .....	110
Table 283	IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Jitter Specifications .....	111
Table 284	JTAG 1532 for 005, 010, 025, and 050 Devices .....	112
Table 285	JTAG 1532 for 060, 090, and 150 Devices .....	112
Table 286	System Controller SPI Characteristics for All Devices .....	113
Table 287	Supported I/O Configurations for System Controller SPI (for MSIO Bank Only) .....	113
Table 288	Power-up to Functional Times for SmartFusion2 .....	114
Table 289	Power-up to Functional Times for IGLOO2 .....	115
Table 290	DEVRST_N Characteristics for All Devices .....	116
Table 291	DEVRST_N to Functional Times for SmartFusion2 .....	116
Table 292	DEVRST_N to Functional Times for IGLOO2 .....	118
Table 293	Flash*Freeze Entry and Exit Times .....	119
Table 294	DDR Memory Interface Characteristics .....	120
Table 295	SFP Transceiver Electrical Characteristics .....	120
Table 296	Transmitter Parameters .....	121
Table 297	Receiver Parameters .....	122
Table 298	SerDes Protocol Compliance .....	122
Table 299	SerDes Reference Clock AC Specifications .....	123
Table 300	HCSL Minimum and Maximum DC Input Levels (Applicable to SerDes REFCLK Only) .....	123
Table 301	HCSL Minimum and Maximum AC Switching Speeds (Applicable to SerDes REFCLK Only) .....	123
Table 302	Maximum Frequency for MSS Main Clock .....	123
Table 303	I2C Characteristics .....	124
Table 304	I2C Switching Characteristics .....	125
Table 305	SPI Characteristics for All Devices .....	126
Table 306	CAN Controller Characteristics .....	128
Table 307	USB Characteristics .....	128
Table 308	MMUART Characteristics .....	129
Table 309	Maximum Frequency for HPMS Main Clock .....	129
Table 310	SPI Characteristics for All Devices .....	129

# 1 Revision History

---

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

## 1.1 Revision 11.0

The following is a summary of the changes in revision 11.0 of this document.

- Updated Table 24, page 22 with minimum and maximum values for input current low and high (SAR 73114 and 80314).
- Added Non-Deterministic Random Bit Generator (NRBG) Characteristics, page 106 (SAR 73114 and 79517).
- Added 060 device in Table 282, page 110 (SAR 79860).
- Added DEVRST\_N to Functional Times, page 116 (SAR 73114).
- Added Cryptographic Block Characteristics, page 106 (SAR 73114 and 79516).
- Update Table 296, page 121 with VTX-AMP details (SAR 81756).
- Update note in Table 297, page 122 (SAR 74570 and 80677).
- Update Table 298, page 122 with generic EPICS details (SAR 75307).
- Added Table 308, page 129 (SAR 50424).

## 1.2 Revision 10.0

The following is a summary of the changes in revision 10.0 of this document.

- The Surge Current on VDD during DEVRST\_B Assertion and Surge Current on VDD during Digest Check using System Services tables were deleted and added reference to *AC393: Board Design Guidelines for SmartFusion2 SoC and IGLOO2 FPGAs Application Note*. (SAR 76865 and 76623).
- Added 060 device in Table 4, page 6 (SAR 76383).
- Updated Table 24, page 22 for ramp time input (SAR 72103).
- Added 060 device details in Table 284, page 112 (SAR 74927).
- Updated Table 290, page 116 for name change (SAR 74925).
- Updated Table 283, page 111 for 060 FG676 Package details (SAR 78849).
- Updated Table 305, page 126 for SmartFusion2 and Table 310, page 129 for IGLOO2 for SPI timing and Fmax (SAR 56645, 75331).
- Updated Table 293, page 119 for Flash\*Freeze entry and exit times (SAR 75329, 75330).
- Updated Table 297, page 122 for RX-CID information (SAR 78271).
- Added Table 8, page 8 and Figure 1, page 9 (SAR 78932).
- Updated Table 223, page 76 for timing characteristics and Table 224, page 77 (SAR 75998).
- Added SRAM PUF, page 105 (SAR 64406).
- Added a footnote on digest cycle in Table 5, page 7 (SAR 79812).

## 1.3 Revision 9.0

The following is a summary of the changes in revision 9.0 of this document.

- Added a note in Table 5, page 7 (SAR 71506).
- Added a note in Table 6, page 8 (SAR 74616).
- Added a note in Figure 3, page 17 (SAR 71506).
- Updated Quiescent Supply Current for 060 in Table 11, page 12 and Table 12, page 13 (SAR 74483).
- Updated programming currents for 060 in Table 13, page 13, Table 14, page 13, and Table 15, page 14.
- Added DEVRST\_B assertion tables (SAR 74708).
- Updated I/O speeds for LVDS 3.3 V in Table 18, page 19 and Table 21, page 20 (SAR 69829).
- Updated Table 24, page 22 (SAR 69418).
- Updated Table 25, page 22, Table 26, page 23, Table 27, page 23 (SAR 74570).
- Updated all AC/DC table to link to the Input Capacitance, Leakage Current, and Ramp Time, page 22 for reference (SAR 69418).

































