




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                     |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                              |
| Number of LABs/CLBs            | -                                                                                                                                                                   |
| Number of Logic Elements/Cells | 27696                                                                                                                                                               |
| Total RAM Bits                 | 1130496                                                                                                                                                             |
| Number of I/O                  | 138                                                                                                                                                                 |
| Number of Gates                | -                                                                                                                                                                   |
| Voltage - Supply               | 1.14V ~ 2.625V                                                                                                                                                      |
| Mounting Type                  | Surface Mount                                                                                                                                                       |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                                                  |
| Package / Case                 | 256-LFBGA                                                                                                                                                           |
| Supplier Device Package        | 256-FPBGA (14x14)                                                                                                                                                   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m2gl025t-1vf256i">https://www.e-xfl.com/product-detail/microchip-technology/m2gl025t-1vf256i</a> |

# Tables

|          |                                                                                                                        |    |
|----------|------------------------------------------------------------------------------------------------------------------------|----|
| Table 1  | IGLOO2 and SmartFusion2 Design Security Densities                                                                      | 4  |
| Table 2  | IGLOO2 and SmartFusion2 Data Security Densities                                                                        | 4  |
| Table 3  | Absolute Maximum Ratings                                                                                               | 5  |
| Table 4  | Recommended Operating Conditions                                                                                       | 6  |
| Table 5  | FPGA Operating Limits                                                                                                  | 7  |
| Table 6  | Embedded Operating Flash Limits                                                                                        | 8  |
| Table 7  | Device Storage Temperature and Retention                                                                               | 8  |
| Table 8  | High Temperature Data Retention (HTR) Lifetime                                                                         | 8  |
| Table 9  | Package Thermal Resistance of SmartFusion2 and IGLOO2 Devices                                                          | 10 |
| Table 10 | Quiescent Supply Current Characteristics                                                                               | 12 |
| Table 11 | SmartFusion2 and IGLOO2 Quiescent Supply Current ( $V_{DD} = 1.2\text{ V}$ ) – Typical Process                         | 12 |
| Table 12 | Currents During Program Cycle, $0\text{ }^{\circ}\text{C} \leq T_J \leq 85\text{ }^{\circ}\text{C}$ – Typical Process  | 13 |
| Table 13 | Currents During Verify Cycle, $0\text{ }^{\circ}\text{C} \leq T_J \leq 85\text{ }^{\circ}\text{C}$ – Typical Process   | 13 |
| Table 14 | SmartFusion2 and IGLOO2 Quiescent Supply Current ( $V_{DD} = 1.26\text{ V}$ ) – Worst-Case Process                     | 13 |
| Table 15 | Average Junction Temperature and Voltage Derating Factors for Fabric Timing Delays                                     | 14 |
| Table 16 | Inrush Currents at Power up, $-40\text{ }^{\circ}\text{C} \leq T_J \leq 100\text{ }^{\circ}\text{C}$ – Typical Process | 14 |
| Table 17 | Timing Model Parameters                                                                                                | 15 |
| Table 18 | Maximum Data Rate Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions                               | 19 |
| Table 19 | Maximum Data Rate Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions                         | 20 |
| Table 20 | Maximum Data Rate Summary Table for Differential I/O in Worst-Case Industrial Conditions                               | 20 |
| Table 21 | Maximum Frequency Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions                               | 20 |
| Table 22 | Maximum Frequency Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions                         | 21 |
| Table 23 | Maximum Frequency Summary Table for Differential I/O in Worst-Case Industrial Conditions                               | 21 |
| Table 24 | Input Capacitance, Leakage Current, and Ramp Time                                                                      | 22 |
| Table 25 | I/O Weak Pull-up/Pull-down Resistances for DDRIO I/O Bank                                                              | 22 |
| Table 26 | I/O Weak Pull-Up/Pull-Down Resistances for MSIO I/O Bank                                                               | 23 |
| Table 27 | I/O Weak Pull-up/Pull-down Resistances for MSIOD I/O Bank                                                              | 23 |
| Table 28 | Schmitt Trigger Input Hysteresis                                                                                       | 23 |
| Table 29 | LVTTL/LVCMOS 3.3 V DC Recommended DC Operating Conditions (Applicable to MSIO I/O Bank Only)                           | 24 |
| Table 30 | LVTTL/LVCMOS 3.3 V Input Voltage Specification (Applicable to MSIO I/O Bank Only)                                      | 24 |
| Table 31 | LVC MOS 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only)                                       | 24 |
| Table 32 | LVTTL 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only)                                         | 24 |
| Table 33 | LVTTL/LVCMOS 3.3 V AC Maximum Switching Speed (Applicable to MSIO I/O Bank Only)                                       | 24 |
| Table 34 | LVTTL/LVCMOS 3.3 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)                                          | 25 |
| Table 35 | LVTTL/LVCMOS 3.3 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)                         | 25 |
| Table 36 | LVTTL/LVCMOS 3.3 V AC Test Parameter Specifications (Applicable to MSIO I/O Bank Only)                                 | 25 |
| Table 37 | LVTTL/LVCMOS 3.3 V Transmitter Drive Strength Specifications for MSIO I/O Bank                                         | 25 |
| Table 38 | LVC MOS 2.5 V DC Recommended DC Operating Conditions                                                                   | 26 |
| Table 39 | LVC MOS 2.5 V DC Input Voltage Specification                                                                           | 26 |
| Table 40 | LVC MOS 2.5 V DC Output Voltage Specification                                                                          | 26 |
| Table 41 | LVC MOS 2.5 V AC Minimum and Maximum Switching Speed                                                                   | 26 |
| Table 42 | LVC MOS 2.5 V AC Calibrated Impedance Option                                                                           | 26 |
| Table 43 | LVC MOS 2.5 V Receiver Characteristics (Input Buffers)                                                                 | 27 |
| Table 44 | LVC MOS 2.5 V Transmitter Characteristics for DDRIO Bank (Output and Tristate Buffers)                                 | 27 |
| Table 45 | LVC MOS 2.5 V AC Test Parameter Specifications                                                                         | 27 |
| Table 46 | LVC MOS 2.5 V Transmitter Drive Strength Specifications                                                                | 27 |
| Table 47 | LVC MOS 2.5 V Transmitter Characteristics for MSIO Bank (Output and Tristate Buffers)                                  | 28 |
| Table 48 | LVC MOS 1.8 V DC Recommended Operating Conditions                                                                      | 29 |
| Table 49 | LVC MOS 1.8 V DC Input Voltage Specification                                                                           | 29 |
| Table 50 | LVC MOS 1.8 V DC Output Voltage Specification                                                                          | 29 |

|           |                                                                                                           |    |
|-----------|-----------------------------------------------------------------------------------------------------------|----|
| Table 161 | LVDS DC Input Voltage Specification                                                                       | 55 |
| Table 162 | LVDS25 Receiver Characteristics for MSIO I/O Bank (Input Buffers)                                         | 56 |
| Table 163 | LVDS DC Output Voltage Specification                                                                      | 56 |
| Table 164 | LVDS DC Differential Voltage Specification                                                                | 56 |
| Table 165 | LVDS Minimum and Maximum AC Switching Speed                                                               | 56 |
| Table 166 | LVDS AC Impedance Specifications                                                                          | 56 |
| Table 167 | LVDS AC Test Parameter Specifications                                                                     | 56 |
| Table 168 | LVDS33 Receiver Characteristics for MSIO I/O Bank (Input Buffers)                                         | 57 |
| Table 169 | LVDS33 Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)                        | 57 |
| Table 170 | LVDS25 Receiver Characteristics for MSIOD I/O Bank (Input Buffers)                                        | 57 |
| Table 171 | LVDS25 Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)                        | 57 |
| Table 172 | LVDS25 Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)                       | 57 |
| Table 173 | B-LVDS Recommended DC Operating Conditions                                                                | 58 |
| Table 174 | B-LVDS DC Input Voltage Specification                                                                     | 58 |
| Table 175 | B-LVDS DC Output Voltage Specification (for MSIO I/O Bank Only)                                           | 58 |
| Table 176 | B-LVDS DC Differential Voltage Specification                                                              | 58 |
| Table 177 | B-LVDS Minimum and Maximum AC Switching Speed                                                             | 58 |
| Table 178 | B-LVDS AC Impedance Specifications                                                                        | 58 |
| Table 179 | B-LVDS AC Test Parameter Specifications                                                                   | 58 |
| Table 180 | B-LVDS AC Switching Characteristics for Receiver for MSIO I/O Bank (Input Buffers)                        | 59 |
| Table 181 | B-LVDS AC Switching Characteristics for Receiver for MSIOD I/O Bank (Input Buffers)                       | 59 |
| Table 182 | B-LVDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)     | 59 |
| Table 183 | M-LVDS Recommended DC Operating Conditions                                                                | 59 |
| Table 184 | M-LVDS DC Input Voltage Specification                                                                     | 59 |
| Table 185 | M-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)                      | 60 |
| Table 186 | M-LVDS DC Voltage Specification Output Voltage Specification (for MSIO I/O Bank Only)                     | 60 |
| Table 187 | M-LVDS Differential Voltage Specification                                                                 | 60 |
| Table 188 | M-LVDS Minimum and Maximum AC Switching Speed for MSIO I/O Bank                                           | 60 |
| Table 189 | M-LVDS AC Impedance Specifications                                                                        | 60 |
| Table 190 | M-LVDS AC Test Parameter Specifications                                                                   | 60 |
| Table 191 | Mini-LVDS Recommended DC Operating Conditions                                                             | 61 |
| Table 192 | Mini-LVDS DC Input Voltage Specification                                                                  | 61 |
| Table 193 | Mini-LVDS DC Output Voltage Specification                                                                 | 61 |
| Table 194 | Mini-LVDS DC Differential Voltage Specification                                                           | 61 |
| Table 195 | Mini-LVDS Minimum and Maximum AC Switching Speed                                                          | 61 |
| Table 196 | M-LVDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers)                     | 61 |
| Table 197 | M-LVDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)     | 61 |
| Table 198 | Mini-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)                   | 62 |
| Table 199 | Mini-LVDS AC Switching Characteristics for Transmitter for MSIO I/O Bank (Output and Tristate Buffers)    | 62 |
| Table 200 | Mini-LVDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers) | 62 |
| Table 201 | Mini-LVDS AC Impedance Specifications                                                                     | 62 |
| Table 202 | Mini-LVDS AC Test Parameter Specifications                                                                | 62 |
| Table 203 | RSDS Recommended DC Operating Conditions                                                                  | 63 |
| Table 204 | RSDS DC Input Voltage Specification                                                                       | 63 |
| Table 205 | RSDS DC Output Voltage Specification                                                                      | 63 |
| Table 206 | RSDS Differential Voltage Specification                                                                   | 63 |
| Table 207 | RSDS Minimum and Maximum AC Switching Speed                                                               | 63 |
| Table 208 | RSDS AC Impedance Specifications                                                                          | 63 |
| Table 209 | RSDS AC Test Parameter Specifications                                                                     | 63 |
| Table 210 | RSDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)                        | 64 |
| Table 211 | RSDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers)                       | 64 |
| Table 212 | RSDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)       | 64 |
| Table 213 | RSDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers)      | 64 |

1. For flash programming and retention maximum limits, see Table 5, page 7. For recommended operating conditions, see Table 4, page 6.

**Table 4 • Recommended Operating Conditions**

| Parameter                                                                                                             | Symbol                          | Min   | Typ | Max   | Unit | Conditions  |
|-----------------------------------------------------------------------------------------------------------------------|---------------------------------|-------|-----|-------|------|-------------|
| Operating junction temperature                                                                                        | $T_J$                           | 0     | 25  | 85    | °C   | Commercial  |
|                                                                                                                       |                                 | –40   | 25  | 100   | °C   | Industrial  |
| Programming junction temperatures <sup>1</sup>                                                                        | $T_J$                           | 0     | 25  | 85    | °C   | Commercial  |
|                                                                                                                       |                                 | –40   | 25  | 100   | °C   | Industrial  |
| DC core supply voltage.<br>Must always power this pin.                                                                | $V_{DD}$                        | 1.14  | 1.2 | 1.26  | V    |             |
| Power supply for charge pumps<br>(for normal operation and<br>programming) for the 005, 010,<br>025, 050, 060 devices | $V_{PP}$                        | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|                                                                                                                       |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Power supply for charge pumps (for<br>normal operation and programming)<br>for the 090 and 150 devices                | $V_{PP}$                        | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for MDDR PLL                                                                                         | MSS_MDDR_PLL_VDDA               | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|                                                                                                                       |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for MDDR PLL                                                                                         | HPMS_MDDR_PLL_VDDA              | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|                                                                                                                       |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for FDDR PLL                                                                                         | FDDR_PLL_VDDA                   | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|                                                                                                                       |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for MDDR PLL                                                                                         | PLL0_PLL1_MSS_MDDR_V<br>DDA     | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|                                                                                                                       |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for MDDR PLL                                                                                         | PLL0_PLL1_HPMS_MDDR_<br>VDDA    | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|                                                                                                                       |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for PLL0 to PLL5                                                                                     | CCC_XX[01]_PLL_VDDA             | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|                                                                                                                       |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| High supply voltage for PLL<br>SerDes[01]                                                                             | SERDES_[01]_PLL_VDDA            | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|                                                                                                                       |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power for SerDes[01] PLL<br>Lane 0 to Lane 3. This is a 2.5 V<br>SerDes internal PLL supply.                   | SERDES_[01]_L[0123]_VD<br>DAPLL | 2.375 | 2.5 | 2.625 | V    |             |
| TX/RX analog I/O voltage. Low<br>voltage power for the lanes of<br>SerDesIF0. This is a 1.2 V SerDes<br>PMA supply.   | SERDES_[01]_L[0123]_VD<br>DAIO  | 1.14  | 1.2 | 1.26  | V    |             |
| PCIe/PCS power supply                                                                                                 | SERDES_[01]_VDD                 | 1.14  | 1.2 | 1.26  | V    |             |
| 1.2 V DC supply voltage                                                                                               | $V_{DDIx}$                      | 1.14  | 1.2 | 1.26  | V    |             |
| 1.5 V DC supply voltage                                                                                               | $V_{DDIx}$                      | 1.425 | 1.5 | 1.575 | V    |             |
| 1.8 V DC supply voltage                                                                                               | $V_{DDIx}$                      | 1.71  | 1.8 | 1.89  | V    |             |
| 2.5 V DC supply voltage                                                                                               | $V_{DDIx}$                      | 2.375 | 2.5 | 2.625 | V    |             |


**Table 17 • Timing Model Parameters (continued)**

| Index | Symbol      | Description                                                                                         | –1    | Unit | For More Information   |
|-------|-------------|-----------------------------------------------------------------------------------------------------|-------|------|------------------------|
| F     | $T_{DP}$    | Propagation delay of an OR gate                                                                     | 0.179 | ns   | See Table 223, page 76 |
| G     | $T_{DP}$    | Propagation delay of an LVDS transmitter                                                            | 2.136 | ns   | See Table 169, page 57 |
| H     | $T_{DP}$    | Propagation delay of a three-input XOR Gate                                                         | 0.241 | ns   | See Table 223, page 76 |
| I     | $T_{DP}$    | Propagation delay of LVCMOS 2.5 V transmitter, drive strength of 16 mA on the MSIO bank             | 2.412 | ns   | See Table 46, page 27  |
| J     | $T_{DP}$    | Propagation delay of a two-input NAND gate                                                          | 0.179 | ns   | See Table 223, page 76 |
| K     | $T_{DP}$    | Propagation delay of LVCMOS 2.5 V transmitter, drive strength of 8 mA on the MSIO bank              | 2.309 | ns   | See Table 46, page 27  |
| L     | $T_{CLKQ}$  | Clock-to-Q of the data register                                                                     | 0.108 | ns   | See Table 224, page 77 |
|       | $T_{SUD}$   | Setup time of the data register                                                                     | 0.254 | ns   | See Table 224, page 77 |
| M     | $T_{DP}$    | Propagation delay of a two-input AND gate                                                           | 0.179 | ns   | See Table 223, page 76 |
| N     | $T_{OCLKQ}$ | Clock-to-Q of the output data register                                                              | 0.263 | ns   | See Table 220, page 69 |
|       | $T_{OSUD}$  | Setup time of the output data register                                                              | 0.19  | ns   | See Table 220, page 69 |
| O     | $T_{DP}$    | Propagation delay of SSTL2, Class I transmitter on the MSIO bank                                    | 2.055 | ns   | See Table 114, page 45 |
| P     | $T_{DP}$    | Propagation delay of LVCMOS 1.5 V transmitter, drive strength of 12 mA, fast slew on the DDRIO bank | 3.316 | ns   | See Table 70, page 34  |

### 2.3.5.3 Tristate Buffer and AC Loading

The tristate path for enable path loadings is described in the respective specifications. The following figure shows the methodology of characterization illustrated by the enable path test point.

**Figure 5 • Tristate Buffer for Enable Path Test Point**



### 2.3.5.4 I/O Speeds

This section describes the maximum data rate summary of I/O in worst-case industrial conditions. See the individual I/O standards for operating conditions.

**Table 18 • Maximum Data Rate Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions**

| I/O                      | MSIO | MSIOD | DDRIO | Unit |
|--------------------------|------|-------|-------|------|
| PCI 3.3 V                | 630  |       |       | Mbps |
| LVTTL 3.3 V              | 600  |       |       | Mbps |
| LVC MOS 3.3 V            | 600  |       |       | Mbps |
| LVC MOS 2.5 V            | 410  | 420   | 400   | Mbps |
| LVC MOS 1.8 V            | 295  | 400   | 400   | Mbps |
| LVC MOS 1.5 V            | 160  | 220   | 235   | Mbps |
| LVC MOS 1.2 V            | 120  | 160   | 200   | Mbps |
| LPDDR-LVC MOS 1.8 V mode |      |       | 400   | Mbps |

**Table 159 • LPDDR-LVCMOS 1.8 V AC Switching Characteristics for Transmitter for DDRIO I/O Bank (Output and Tristate Buffers) (continued)**

|       |             |       |       |       |       |       |       |       |       |       |       |    |
|-------|-------------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|----|
| 10 mA | medium      | 3.246 | 3.819 | 2.686 | 3.16  | 3.236 | 3.807 | 5.542 | 6.52  | 4.936 | 5.807 | ns |
|       | medium_fast | 3.066 | 3.607 | 2.525 | 2.971 | 3.054 | 3.593 | 5.405 | 6.359 | 4.811 | 5.66  | ns |
|       | fast        | 3.046 | 3.584 | 2.513 | 2.957 | 3.034 | 3.57  | 5.401 | 6.353 | 4.803 | 5.651 | ns |
|       | slow        | 3.498 | 4.115 | 2.878 | 3.386 | 3.481 | 4.096 | 6.046 | 7.113 | 5.444 | 6.404 | ns |
| 12 mA | medium      | 3.138 | 3.692 | 2.569 | 3.023 | 3.126 | 3.678 | 5.782 | 6.803 | 5.129 | 6.034 | ns |
|       | medium_fast | 2.966 | 3.489 | 2.414 | 2.841 | 2.951 | 3.472 | 5.666 | 6.665 | 5.013 | 5.897 | ns |
|       | fast        | 2.945 | 3.464 | 2.401 | 2.826 | 2.93  | 3.448 | 5.659 | 6.658 | 5.003 | 5.886 | ns |
|       | slow        | 3.417 | 4.02  | 2.807 | 3.303 | 3.401 | 4.002 | 6.083 | 7.156 | 5.464 | 6.428 | ns |
| 16 mA | medium      | 3.076 | 3.618 | 2.519 | 2.964 | 3.063 | 3.604 | 5.828 | 6.856 | 5.176 | 6.089 | ns |
|       | medium_fast | 2.913 | 3.427 | 2.376 | 2.795 | 2.898 | 3.41  | 5.725 | 6.736 | 5.072 | 5.966 | ns |
|       | fast        | 2.894 | 3.405 | 2.362 | 2.78  | 2.879 | 3.388 | 5.715 | 6.724 | 5.064 | 5.957 | ns |
|       | slow        | 3.366 | 3.96  | 2.751 | 3.237 | 3.348 | 3.939 | 6.226 | 7.324 | 5.576 | 6.56  | ns |
|       | medium      | 3.03  | 3.565 | 2.47  | 2.906 | 3.017 | 3.55  | 5.981 | 7.036 | 5.282 | 6.214 | ns |
|       | medium_fast | 2.87  | 3.377 | 2.328 | 2.739 | 2.854 | 3.358 | 5.895 | 6.935 | 5.18  | 6.094 | ns |
|       | fast        | 2.853 | 3.357 | 2.314 | 2.723 | 2.837 | 3.338 | 5.889 | 6.929 | 5.177 | 6.09  | ns |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management).

### 2.3.7 Differential I/O Standards

Configuration of the I/O modules as a differential pair is handled by Microsemi SoC Products Group Libero software when the user instantiates a differential I/O macro in the design. Differential I/Os can also be used in conjunction with the embedded Input register (InReg), Output register (OutReg), Enable register (EnReg), and Double Data Rate registers (DDR).

#### 2.3.7.1 LVDS

Low-Voltage Differential Signaling (ANSI/TIA/EIA-644) is a high-speed, differential I/O standard.

##### Minimum and Maximum Input and Output Levels

**Table 160 • LVDS Recommended DC Operating Conditions**

| Parameter      | Symbol    | Min   | Typ | Max   | Unit | Conditions  |
|----------------|-----------|-------|-----|-------|------|-------------|
| Supply voltage | $V_{DDI}$ | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
| Supply voltage | $V_{DDI}$ | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |

**Table 161 • LVDS DC Input Voltage Specification**

| Parameter                       | Symbol        | Min | Max   | Unit | Conditions  |
|---------------------------------|---------------|-----|-------|------|-------------|
| DC Input voltage                | $V_I$         | 0   | 2.925 | V    | 2.5 V range |
| DC input voltage                | $V_I$         | 0   | 3.45  | V    | 3.3 V range |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |     |       |      |             |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |     |       |      |             |

1. See Table 24, page 22.

**Table 162 • LVDS DC Output Voltage Specification**

| Parameter            | Symbol   | Min  | Typ   | Max  | Unit |
|----------------------|----------|------|-------|------|------|
| DC output logic high | $V_{OH}$ | 1.25 | 1.425 | 1.6  | V    |
| DC output logic low  | $V_{OL}$ | 0.9  | 1.075 | 1.25 | V    |

**Table 163 • LVDS DC Differential Voltage Specification**

| Parameter                         | Symbol    | Min   | Typ  | Max   | Unit |
|-----------------------------------|-----------|-------|------|-------|------|
| Differential output voltage swing | $V_{OD}$  | 250   | 350  | 450   | mV   |
| Output common mode voltage        | $V_{OCM}$ | 1.125 | 1.25 | 1.375 | V    |
| Input common mode voltage         | $V_{ICM}$ | 0.05  | 1.25 | 2.35  | V    |
| Input differential voltage        | $V_{ID}$  | 100   | 350  | 600   | mV   |

**Table 164 • LVDS Minimum and Maximum AC Switching Speed**

| Parameter                                              | Symbol    | Max | Unit | Conditions                                         |
|--------------------------------------------------------|-----------|-----|------|----------------------------------------------------|
| Maximum data rate (for MSIO I/O bank)                  | $D_{MAX}$ | 535 | Mbps | AC loading: 12 pF / 100 $\Omega$ differential load |
| Maximum data rate (for MSIOD I/O bank) no pre-emphasis | $D_{MAX}$ | 620 | Mbps | AC loading: 10 pF / 100 $\Omega$ differential load |
|                                                        |           | 700 | Mbps | AC loading: 2 pF / 100 $\Omega$ differential load  |

**Table 165 • LVDS AC Impedance Specifications**

| Parameter              | Symbol | Typ | Max | Unit     |
|------------------------|--------|-----|-----|----------|
| Termination resistance | $R_T$  | 100 |     | $\Omega$ |

**Table 166 • LVDS AC Test Parameter Specifications**

| Parameter                                                                        | Symbol     | Typ         | Unit     |
|----------------------------------------------------------------------------------|------------|-------------|----------|
| Measuring/trip point for data path                                               | $V_{TRIP}$ | Cross point | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K          | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5           | pF       |

**LVDS25 AC Switching Characteristics**

Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$

**Table 167 • LVDS25 Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

| On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|--------------------------|----------|-------|------|
|                          | -1       | -Std  |      |
| None                     | 2.774    | 3.263 | ns   |
| 100                      | 2.775    | 3.264 | ns   |



**Table 185 • M-LVDS DC Voltage Specification Output Voltage Specification (for MSIO I/O Bank Only)**

| Parameter            | Symbol          | Min  | Typ   | Max  | Unit |
|----------------------|-----------------|------|-------|------|------|
| DC output logic high | V <sub>OH</sub> | 1.25 | 1.425 | 1.6  | V    |
| DC output logic low  | V <sub>OL</sub> | 0.9  | 1.075 | 1.25 | V    |

**Table 186 • M-LVDS Differential Voltage Specification**

| Parameter                                                  | Symbol           | Min | Max  | Unit |
|------------------------------------------------------------|------------------|-----|------|------|
| Differential output voltage swing (for MSIO I/O bank only) | V <sub>OD</sub>  | 300 | 650  | mV   |
| Output common mode voltage (for MSIO I/O bank only)        | V <sub>OCM</sub> | 0.3 | 2.1  | V    |
| Input common mode voltage                                  | V <sub>ICM</sub> | 0.3 | 1.2  | V    |
| Input differential voltage                                 | V <sub>ID</sub>  | 50  | 2400 | mV   |

**Table 187 • M-LVDS Minimum and Maximum AC Switching Speed for MSIO I/O Bank**

| Parameter         | Symbol           | Max | Unit | Conditions                                        |
|-------------------|------------------|-----|------|---------------------------------------------------|
| Maximum data rate | D <sub>MAX</sub> | 500 | Mbps | AC loading: 2 pF / 100 $\Omega$ differential load |

**Table 188 • M-LVDS AC Impedance Specifications**

| Parameter              | Symbol         | Typ | Unit     |
|------------------------|----------------|-----|----------|
| Termination resistance | R <sub>T</sub> | 50  | $\Omega$ |

**Table 189 • M-LVDS AC Test Parameter Specifications**

| Parameter                                                                                                   | Symbol            | Typ         | Unit     |
|-------------------------------------------------------------------------------------------------------------|-------------------|-------------|----------|
| Measuring/trip point for data path                                                                          | V <sub>TRIP</sub> | Cross point | V        |
| Resistance for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )         | R <sub>ENT</sub>  | 2K          | $\Omega$ |
| Capacitive loading for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> ) | C <sub>ENT</sub>  | 5           | pF       |

**AC Switching Characteristics**

Worst commercial-case conditions: T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V, V<sub>DDI</sub> = 2.375 V

**Table 190 • M-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)**

| On-Die Termination (ODT) | T <sub>py</sub> |       | Unit |
|--------------------------|-----------------|-------|------|
|                          | -1              | -Std  |      |
| None                     | 2.738           | 3.221 | ns   |
| 100                      | 2.735           | 3.218 | ns   |

**AC Switching Characteristics**

Worst commercial-case conditions:  $T_J = 85\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$ .

**Table 210 • RSDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)**

| On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|--------------------------|----------|-------|------|
|                          | -1       | -Std  |      |
| None                     | 2.855    | 3.359 | ns   |
| 100                      | 2.85     | 3.353 | ns   |

**Table 211 • RSDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers)**

| On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|--------------------------|----------|-------|------|
|                          | -1       | -Std  |      |
| None                     | 2.602    | 3.061 | ns   |
| 100                      | 2.597    | 3.055 | ns   |

**Table 212 • RSDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)**

| $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |      | Unit |
|----------|-------|----------|-------|----------|-------|----------|-------|----------|------|------|
| -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std |      |
| 2.097    | 2.467 | 2.303    | 2.709 | 2.291    | 2.695 | 1.961    | 2.307 | 1.947    | 2.29 | ns   |

**Table 213 • RSDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers)**

|                  | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|------------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|                  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| No pre-emphasis  | 1.614    | 1.899 | 1.559    | 1.834 | 1.55     | 1.823 | 1.59     | 1.87  | 1.575    | 1.852 | ns   |
| Min pre-emphasis | 1.604    | 1.887 | 1.742    | 2.05  | 1.728    | 2.032 | 1.889    | 2.222 | 1.858    | 2.185 | ns   |
| Med pre-emphasis | 1.521    | 1.79  | 1.753    | 2.062 | 1.737    | 2.043 | 1.9      | 2.235 | 1.868    | 2.197 | ns   |
| Max pre-emphasis | 1.492    | 1.754 | 1.762    | 2.073 | 1.745    | 2.052 | 1.91     | 2.247 | 1.876    | 2.206 | ns   |

**2.3.7.6 LVPECL**

Low-Voltage Positive Emitter-Coupled Logic (LVPECL) is another differential I/O standard. It requires that one data bit be carried through two signal lines. Similar to LVDS, two pins are needed. It also requires external resistor termination. IGLOO2 and SmartFusion2 SoC FPGAs support only LVPECL receivers and do not support LVPECL transmitters.

**Minimum and Maximum Input and Output Levels (Applicable to MSIO I/O Bank Only)**

**Table 214 • LVPECL Recommended DC Operating Conditions**

| Parameter      | Symbol    | Min  | Typ | Max  | Unit |
|----------------|-----------|------|-----|------|------|
| Supply voltage | $V_{DDI}$ | 3.15 | 3.3 | 3.45 | V    |

**Table 215 • LVPECL DC Input Voltage Specification**

| Parameter        | Symbol | Min | Max  | Unit |
|------------------|--------|-----|------|------|
| DC input voltage | $V_I$  | 0   | 3.45 | V    |

**Table 216 • LVPECL DC Differential Voltage Specification**

| Parameter                  | Symbol      | Min | Typ | Max   | Unit |
|----------------------------|-------------|-----|-----|-------|------|
| Input common mode voltage  | $V_{ICM}$   | 0.3 |     | 2.8   | V    |
| Input differential voltage | $V_{IDIFF}$ | 100 | 300 | 1,000 | mV   |

**Table 217 • LVPECL Minimum and Maximum AC Switching Speeds**

| Parameter         | Symbol    | Max | Unit |
|-------------------|-----------|-----|------|
| Maximum data rate | $D_{MAX}$ | 900 | Mbps |

**AC Switching Characteristics**


Worst commercial-case conditions:  $T_J = 85\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$ .

**Table 218 • LVPECL Receiver Characteristics for MSIO I/O Bank**

| On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|--------------------------|----------|-------|------|
|                          | -1       | -Std  |      |
| None                     | 2.572    | 3.025 | ns   |
| 100                      | 2.569    | 3.023 | ns   |

**2.3.8 I/O Register Specifications**

This section describes input and output register specifications.

**2.3.8.1 Input Register****Figure 6 • Timing Model for Input Register**

### 2.3.10.2 Timing Characteristics

The following table lists the combinatorial cell propagation delays in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .


**Table 223 • Combinatorial Cell Propagation Delays**

| Combinatorial Cell | Equation                        | Symbol   | –1    | –Std  | Unit |
|--------------------|---------------------------------|----------|-------|-------|------|
| INV                | $Y = !A$                        | $T_{PD}$ | 0.1   | 0.118 | ns   |
| AND2               | $Y = A \cdot B$                 | $T_{PD}$ | 0.164 | 0.193 | ns   |
| NAND2              | $Y = !(A \cdot B)$              | $T_{PD}$ | 0.147 | 0.173 | ns   |
| OR2                | $Y = A + B$                     | $T_{PD}$ | 0.164 | 0.193 | ns   |
| NOR2               | $Y = !(A + B)$                  | $T_{PD}$ | 0.147 | 0.173 | ns   |
| XOR2               | $Y = A \oplus B$                | $T_{PD}$ | 0.164 | 0.193 | ns   |
| XOR3               | $Y = A \oplus B \oplus C$       | $T_{PD}$ | 0.225 | 0.265 | ns   |
| AND3               | $Y = A \cdot B \cdot C$         | $T_{PD}$ | 0.209 | 0.246 | ns   |
| AND4               | $Y = A \cdot B \cdot C \cdot D$ | $T_{PD}$ | 0.287 | 0.338 | ns   |

### 2.3.10.3 Sequential Module

IGLOO2 and SmartFusion2 SoC FPGAs offer a separate flip-flop which can be used independently from the LUT. The flip-flop can be configured as a register or a latch and has a data input and optional enable, synchronous load (clear or preset), and asynchronous load (clear or preset).

**Figure 15 • Sequential Module**



## 2.3.11 Global Resource Characteristics

The IGLOO2 and SmartFusion2 SoC FPGA devices offer a powerful, low skew global routing network which provides an effective clock distribution throughout the FPGA fabric. See *UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide* for the positions of various global routing resources.

The following table lists the 150 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 225 • 150 Device Global Resource**

| Parameter                         | Symbol      | –1    |       | –Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.83  | 0.911 | 0.831 | 0.913 | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.457 | 1.588 | 1.715 | 1.869 | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.131 |       | 0.154 | ns   |

The following table lists the 090 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 226 • 090 Device Global Resource**

| Parameter                         | Symbol      | –1    |       | –Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.835 | 0.888 | 0.833 | 0.886 | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.405 | 1.489 | 1.654 | 1.752 | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.084 |       | 0.098 | ns   |

The following table lists the 050 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 227 • 050 Device Global Resource**

| Parameter                         | Symbol      | –1    |       | –Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.827 | 0.897 | 0.826 | 0.896 | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.419 | 1.53  | 1.671 | 1.8   | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.111 |       | 0.129 | ns   |

The following table lists the 025 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 228 • 025 Device Global Resource**

| Parameter                         | Symbol      | –1    |       | –Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.747 | 0.799 | 0.745 | 0.797 | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.294 | 1.378 | 1.522 | 1.621 | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.084 |       | 0.099 | ns   |

### 2.3.12.2 FPGA Fabric Micro SRAM ( $\mu$ SRAM)

The following table lists the  $\mu$ SRAM in  $64 \times 18$  mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 237 •  $\mu$ SRAM (RAM64x18) in  $64 \times 18$  Mode**

| Parameter                                                                             | Symbol          | –1     |     | –Std   |     | Unit |
|---------------------------------------------------------------------------------------|-----------------|--------|-----|--------|-----|------|
|                                                                                       |                 | Min    | Max | Min    | Max |      |
| Read clock period                                                                     | $T_{CY}$        | 4      |     | 4      |     | ns   |
| Read clock minimum pulse width high                                                   | $T_{CLKMPWH}$   | 1.8    |     | 1.8    |     | ns   |
| Read clock minimum pulse width low                                                    | $T_{CLKMPWL}$   | 1.8    |     | 1.8    |     | ns   |
| Read pipeline clock period                                                            | $T_{PLCY}$      | 4      |     | 4      |     | ns   |
| Read pipeline clock minimum pulse width high                                          | $T_{PLCLKMPWH}$ | 1.8    |     | 1.8    |     | ns   |
| Read pipeline clock minimum pulse width low                                           | $T_{PLCLKMPWL}$ | 1.8    |     | 1.8    |     | ns   |
| Read access time with pipeline register                                               | $T_{CLK2Q}$     | 0.266  |     | 0.313  |     | ns   |
| Read access time without pipeline register                                            |                 | 1.677  |     | 1.973  |     | ns   |
| Read address setup time in synchronous mode                                           | $T_{ADDRSU}$    | 0.301  |     | 0.354  |     | ns   |
| Read address setup time in asynchronous mode                                          |                 | 1.856  |     | 2.184  |     | ns   |
| Read address hold time in synchronous mode                                            | $T_{ADDRHD}$    | 0.091  |     | 0.107  |     | ns   |
| Read address hold time in asynchronous mode                                           |                 | –0.778 |     | –0.915 |     | ns   |
| Read enable setup time                                                                | $T_{RDENSU}$    | 0.278  |     | 0.327  |     | ns   |
| Read enable hold time                                                                 | $T_{RDENHD}$    | 0.057  |     | 0.067  |     | ns   |
| Read block select setup time                                                          | $T_{BLKSU}$     | 1.839  |     | 2.163  |     | ns   |
| Read block select hold time                                                           | $T_{BLKHD}$     | –0.65  |     | –0.765 |     | ns   |
| Read block select to out disable time (when pipelined register is disabled)           | $T_{BLK2Q}$     | 2.036  |     | 2.396  |     | ns   |
| Read asynchronous reset removal time (pipelined clock)                                | $T_{RSTREM}$    | –0.023 |     | –0.027 |     | ns   |
| Read asynchronous reset removal time (non-pipelined clock)                            |                 | 0.046  |     | 0.054  |     | ns   |
| Read asynchronous reset recovery time (pipelined clock)                               | $T_{RSTREC}$    | 0.507  |     | 0.597  |     | ns   |
| Read asynchronous reset recovery time (non-pipelined clock)                           |                 | 0.236  |     | 0.278  |     | ns   |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | $T_{R2Q}$       | 0.839  |     | 0.987  |     | ns   |
| Read synchronous reset setup time                                                     | $T_{SRSTSU}$    | 0.271  |     | 0.319  |     | ns   |
| Read synchronous reset hold time                                                      | $T_{SRSTHD}$    | 0.061  |     | 0.071  |     | ns   |
| Write clock period                                                                    | $T_{CCY}$       | 4      |     | 4      |     | ns   |
| Write clock minimum pulse width high                                                  | $T_{CCLKMPWH}$  | 1.8    |     | 1.8    |     | ns   |
| Write clock minimum pulse width low                                                   | $T_{CCLKMPWL}$  | 1.8    |     | 1.8    |     | ns   |
| Write block setup time                                                                | $T_{BLKCSU}$    | 0.404  |     | 0.476  |     | ns   |
| Write block hold time                                                                 | $T_{BLKCHD}$    | 0.007  |     | 0.008  |     | ns   |
| Write input data setup time                                                           | $T_{DINCSU}$    | 0.115  |     | 0.135  |     | ns   |
| Write input data hold time                                                            | $T_{DINCHD}$    | 0.15   |     | 0.177  |     | ns   |

**Table 265 • Programming Times with 100 kHz, 25 MHz. and 12.5 MHz SPI Clock Rates (Fabric Only)**

| M2S/M2GL Device | Auto Programming | Auto Update   | Programming Recovery | Unit |
|-----------------|------------------|---------------|----------------------|------|
|                 | 100 kHz          | 25 MHz        | 12.5 MHz             |      |
| 005             | 69               | 49            | 50                   | Sec  |
| 010             | 99               | 57            | 57                   | Sec  |
| 025             | 150              | 64            | 63                   | Sec  |
| 050             | 55 <sup>1</sup>  | Not Supported | Not Supported        | Sec  |
| 060             | 313              | 105           | 104                  | Sec  |
| 090             | 449              | 131           | 130                  | Sec  |
| 150             | 730              | 179           | 183                  | Sec  |

1. Auto programming in 050 device is done through SC\_SPI, and SPI CLK is set to 6.25 MHz.

**Table 266 • Programming Times with 100 kHz, 25 MHz. and 12.5 MHz SPI Clock Rates (eNVM Only)**

| M2S/M2GL Device | Auto Programming | Auto Update   | Programming Recovery | Unit |
|-----------------|------------------|---------------|----------------------|------|
|                 | 100 kHz          | 25 MHz        | 12.5 MHz             |      |
| 005             | 63               | 70            | 71                   | Sec  |
| 010             | 108              | 109           | 109                  | Sec  |
| 025             | 109              | 107           | 108                  | Sec  |
| 050             | 107              | Not Supported | Not Supported        | Sec  |
| 060             | 100              | 108           | 108                  | Sec  |
| 090             | 176              | 184           | 184                  | Sec  |
| 150             | 183              | 183           | 183                  | Sec  |

**Table 267 • Programming Times with 100 kHz, 25 MHz. and 12.5 MHz SPI Clock Rates (Fabric and eNVM)**

| M2S/M2GL Device | Auto Programming | Auto Update   | Programming Recovery | Unit |
|-----------------|------------------|---------------|----------------------|------|
|                 | 100 kHz          | 25 MHz        | 12.5 MHz             |      |
| 005             | 109              | 89            | 88                   | Sec  |
| 010             | 183              | 135           | 135                  | Sec  |
| 025             | 251              | 142           | 143                  | Sec  |
| 050             | 134              | Not Supported | Not Supported        | Sec  |
| 060             | 390              | 183           | 180                  | Sec  |
| 090             | 604              | 283           | 282                  | Sec  |
| 150             | 889              | 331           | 332                  | Sec  |

## 2.3.20 On-Chip Oscillator

The following tables describe the electrical characteristics of the available on-chip oscillators in the IGLOO2 FPGAs and SmartFusion2 SoC FPGAs.

**Table 280 • Electrical Characteristics of the 50 MHz RC Oscillator**

| Parameter                    | Symbol   | Typ   | Max       | Unit | Condition                      |
|------------------------------|----------|-------|-----------|------|--------------------------------|
| Operating frequency          | F50RC    | 50    |           | MHz  |                                |
| Accuracy                     | ACC50RC  | 1     | 4         | %    | 050 devices                    |
|                              |          | 1     | 5         | %    | 005, 025, and 060 devices      |
|                              |          | 1     | 6.3       | %    | 090 devices                    |
|                              |          | 1     | 7.1       | %    | 010 and 150 devices            |
| Output duty cycle            | CYC50RC  | 49–51 | 46.5–53.5 | %    |                                |
| Output jitter (peak to peak) | JIT50RC  |       |           |      | Period Jitter                  |
|                              |          | 200   | 300       | ps   | 005, 010, 050, and 060 devices |
|                              |          | 200   | 400       | ps   | 150 devices                    |
|                              |          | 300   | 500       | ps   | 025 and 090 devices            |
|                              |          |       |           |      | Cycle-to-Cycle Jitter          |
|                              |          | 200   | 300       | ps   | 005 and 050 devices            |
|                              |          | 320   | 420       | ps   | 010, 060, and 150 devices      |
|                              |          | 320   | 850       | ps   | 025 and 090 devices            |
| Operating current            | IDYN50RC | 6.5   |           | mA   |                                |

**Table 281 • Electrical Characteristics of the 1 MHz RC Oscillator**

| Parameter                    | Symbol  | Typ   | Max       | Unit | Condition                               |
|------------------------------|---------|-------|-----------|------|-----------------------------------------|
| Operating frequency          | F1RC    | 1     |           | MHz  |                                         |
| Accuracy                     | ACC1RC  | 1     | 3         | %    | 005, 010, 025, and 050 devices          |
|                              |         | 1     | 4.5       | %    | 060, and 150 devices                    |
|                              |         | 1     | 5.6       | %    | 090 devices                             |
| Output duty cycle            | CYC1RC  | 49–51 | 46.5–53.5 | %    | 005, 010, 025, 050, 090 and 150 devices |
|                              |         | 49–51 | 46.0–54.0 | %    | 060 devices                             |
| Output jitter (peak to peak) | JIT1RC  |       |           |      | Period Jitter                           |
|                              |         | 10    | 20        | ns   | 005, 010, 025, and 050 devices          |
|                              |         | 10    | 28        | ns   | 060, 090 and 150 devices                |
|                              |         |       |           |      | Cycle-to-Cycle Jitter                   |
|                              |         | 10    | 20        | ns   | 005, 010, and 050 devices               |
|                              |         | 10    | 35        | ns   | 025, 060, and 150 devices               |
|                              |         | 10    | 45        | ns   | 090 devices                             |
| Operating current            | IDYN1RC | 0.1   |           | mA   |                                         |
| Startup time                 | SU1RC   |       | 17        | μs   | 050, 090, and 150 devices               |
|                              |         |       | 18        | μs   | 005, 010, and 025 devices               |



### 2.3.21 Clock Conditioning Circuits (CCC)

The following table lists the CCC/PLL specifications in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 282 • IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Specification**

| Parameter                                                      | Min   | Typ | Max  | Unit          | Conditions                                                                  |
|----------------------------------------------------------------|-------|-----|------|---------------|-----------------------------------------------------------------------------|
| Clock conditioning circuitry input frequency $F_{IN\_CCC}$     | 1     |     | 200  | MHz           | All CCC                                                                     |
|                                                                | 0.032 |     | 200  | MHz           | 32 kHz capable CCC                                                          |
| Clock conditioning circuitry output frequency $F_{OUT\_CCC}^1$ | 0.078 |     | 400  | MHz           |                                                                             |
| PLL VCO frequency <sup>2</sup>                                 | 500   |     | 1000 | MHz           |                                                                             |
| Delay increments in programmable delay blocks                  |       | 75  | 100  | ps            |                                                                             |
| Number of programmable values in each programmable delay block |       |     | 64   |               |                                                                             |
| Acquisition time                                               |       | 70  | 100  | $\mu\text{s}$ | $F_{IN} \geq 1\text{ MHz}$                                                  |
|                                                                |       | 1   | 16   | ms            | $F_{IN} = 32\text{ kHz}$                                                    |
| Input duty cycle (reference clock)                             |       |     |      |               | Internal Feedback                                                           |
|                                                                | 10    |     | 90   | %             | $1\text{ MHz} \leq F_{IN\_CCC} \leq 25\text{ MHz}$                          |
|                                                                | 25    |     | 75   | %             | $25\text{ MHz} \leq F_{IN\_CCC} \leq 100\text{ MHz}$                        |
|                                                                | 35    |     | 65   | %             | $100\text{ MHz} \leq F_{IN\_CCC} \leq 150\text{ MHz}$                       |
|                                                                | 45    |     | 55   | %             | $150\text{ MHz} \leq F_{IN\_CCC} \leq 200\text{ MHz}$                       |
|                                                                |       |     |      |               | External Feedback (CCC, FPGA, Off-chip)                                     |
|                                                                | 25    |     | 75   | %             | $1\text{ MHz} \leq F_{IN\_CCC} \leq 25\text{ MHz}$                          |
|                                                                | 35    |     | 65   | %             | $25\text{ MHz} \leq F_{IN\_CCC} \leq 35\text{ MHz}$                         |
|                                                                | 45    |     | 55   | %             | $35\text{ MHz} \leq F_{IN\_CCC} \leq 50\text{ MHz}$                         |
|                                                                | 48    |     | 52   | %             | 050 devices $F_{OUT} \leq 400\text{ MHz}$                                   |
|                                                                | 48    |     | 52   | %             | 005, 010, and 025 devices $F_{OUT} < 350\text{ MHz}$                        |
|                                                                | 46    |     | 54   | %             | 005, 010, and 025 devices $350\text{ MHz} \leq F_{out} \leq 400\text{ MHz}$ |
| Output duty cycle                                              | 48    |     | 52   | %             | 060 and 090 devices $F_{OUT} \leq 100\text{ MHz}$                           |
|                                                                | 44    |     | 52   | %             | 060 and 090 devices $100\text{ MHz} \leq F_{OUT} \leq 400\text{ MHz}$       |
|                                                                | 48    |     | 52   | %             | 150 devices $F_{OUT} \leq 120\text{ MHz}$                                   |
|                                                                | 45    |     | 52   | %             | 150 devices $120\text{ MHz} \leq F_{OUT} \leq 400\text{ MHz}$               |
| <b>Spread Spectrum Characteristics</b>                         |       |     |      |               |                                                                             |
| Modulation frequency range                                     | 25    | 35  | 50   | k             |                                                                             |
| Modulation depth range                                         | 0     |     | 1.5  | %             |                                                                             |
| Modulation depth control                                       |       | 0.5 |      | %             |                                                                             |

## 2.3.24 Power-up to Functional Times

The following table lists the SmartFusion2 power-up to functional times in worst-case industrial conditions when  $T_J = 100\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 288 • Power-up to Functional Times for SmartFusion2**

| Symbol           | From             | To                      | Description                                       | Maximum Power-up to Functional Time for SmartFusion2 (uS) |      |      |      |      |      |      |
|------------------|------------------|-------------------------|---------------------------------------------------|-----------------------------------------------------------|------|------|------|------|------|------|
|                  |                  |                         |                                                   | 005                                                       | 010  | 025  | 050  | 060  | 090  | 150  |
| $T_{POR2OUT}$    | POWER_ON_RESET_N | Output available at I/O | Fabric to output                                  | 647                                                       | 500  | 531  | 483  | 474  | 524  | 647  |
| $T_{POR2MSSRST}$ | POWER_ON_RESET_N | MSS_RESE T_N_M2F        | Fabric to MSS                                     | 644                                                       | 497  | 528  | 480  | 468  | 518  | 641  |
| $T_{MSSRST2OUT}$ | MSS_RESET_N_M2F  | Output available at I/O | MSS to output                                     | 3.6                                                       | 3.6  | 3.6  | 3.4  | 4.9  | 4.8  | 4.8  |
| $T_{VDD2OUT}$    | $V_{DD}$         | Output available at I/O | $V_{DD}$ at its minimum threshold level to output | 3096                                                      | 2975 | 3012 | 2959 | 2869 | 2992 | 3225 |
| $T_{VDD2POR}$    | $V_{DD}$         | POWER_ON_RESET_N        | $V_{DD}$ at its minimum threshold level to fabric | 2476                                                      | 2487 | 2496 | 2486 | 2406 | 2563 | 2602 |
| $T_{VDD2MSSRST}$ | $V_{DD}$         | MSS_RESE T_N_M2F        | $V_{DD}$ at its minimum threshold level to MSS    | 3093                                                      | 2972 | 3008 | 2956 | 2864 | 2987 | 3220 |
| $T_{VDD2WPU}$    | DEV_RST_N        | DDRIO Inbuf weak pull   | DEV_RST_N to Inbuf weak pull                      | 2500                                                      | 2487 | 2509 | 2475 | 2507 | 2519 | 2617 |
|                  | DEV_RST_N        | MSIO Inbuf weak pull    | DEV_RST_N to Inbuf weak pull                      | 2504                                                      | 2491 | 2510 | 2478 | 2517 | 2525 | 2620 |
|                  | DEV_RST_N        | MSIOD Inbuf weak pull   | DEV_RST_N to Inbuf weak pull                      | 2479                                                      | 2468 | 2493 | 2458 | 2486 | 2499 | 2595 |

**Note:** For more information about power-up times, see *UG0331: SmartFusion2 Microcontroller Subsystem User Guide*.

The following table lists the IGLOO2 DEVRST\_N to functional times in worst-case industrial conditions when  $T_J = 100\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 292 • DEVRST\_N to Functional Times for IGLOO2**

| Symbol                  | From             | To                      | Description                                       | Maximum Power-up to Functional Time for IGLOO2 (uS) |     |     |     |     |     |     |
|-------------------------|------------------|-------------------------|---------------------------------------------------|-----------------------------------------------------|-----|-----|-----|-----|-----|-----|
|                         |                  |                         |                                                   | 005                                                 | 010 | 025 | 050 | 060 | 090 | 150 |
| $T_{\text{POR2OUT}}$    | POWER_ON_RESET_N | Output available at I/O | Fabric to output                                  | 114                                                 | 116 | 113 | 113 | 115 | 115 | 114 |
| $T_{\text{DEVRST2OUT}}$ | DEVRST_N         | Output available at I/O | $V_{DD}$ at its minimum threshold level to output | 314                                                 | 353 | 314 | 307 | 343 | 341 | 341 |
| $T_{\text{DEVRST2POR}}$ | DEVRST_N         | POWER_ON_RESET_N        | $V_{DD}$ at its minimum threshold level to fabric | 200                                                 | 238 | 201 | 195 | 230 | 229 | 227 |
| $T_{\text{DEVRST2WPU}}$ | DEVRST_N         | DDRIO Inbuf weak pull   | DEVRST_N to Inbuf weak pull                       | 208                                                 | 202 | 197 | 193 | 216 | 215 | 215 |
|                         | DEVRST_N         | MSIO Inbuf weak pull    | DEVRST_N to Inbuf weak pull                       | 208                                                 | 202 | 197 | 193 | 216 | 215 | 215 |
|                         | DEVRST_N         | MSIOD Inbuf weak pull   | DEVRST_N to Inbuf weak pull                       | 208                                                 | 202 | 197 | 193 | 216 | 215 | 215 |


### 2.3.31.2 SmartFusion2 Inter-Integrated Circuit (I<sup>2</sup>C) Characteristics

This section describes the DC and switching of the I<sup>2</sup>C interface. Unless otherwise noted, all output characteristics given are for a 100 pF load on the pins. For timing parameter definitions, see Figure 21, page 125.

The following table lists the I<sup>2</sup>C characteristics in worst-case industrial conditions when  $T_J = 100\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$

**Table 303 • I<sup>2</sup>C Characteristics**

| Parameter                                                                               | Symbol                | Min                   | Typ    | Max    | Unit          | Conditions                                                                                                                        |
|-----------------------------------------------------------------------------------------|-----------------------|-----------------------|--------|--------|---------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Input low voltage                                                                       | $V_{IL}$              | -0.3                  |        | 0.8    | V             | See Single-Ended I/O Standards, page 24 for more information. I/O standard used for illustration: MSIO bank-LVTTL 8 mA low drive. |
| Input high voltage                                                                      | $V_{IH}$              | 2                     |        | 3.45   | V             | See Single-Ended I/O Standards, page 24 for more information. I/O standard used for illustration: MSIO bank-LVTTL 8 mA low drive. |
| Hysteresis of schmitt triggered inputs for $V_{DDI} > 2\text{ V}$                       | $V_{HYS}$             | $0.05 \times V_{DDI}$ |        |        | V             | See Table 28, page 23 for more information.                                                                                       |
| Input current high                                                                      | $I_{IL}$              |                       |        | 10     | $\mu\text{A}$ | See Single-Ended I/O Standards, page 24 for more information.                                                                     |
| Input current low                                                                       | $I_{IH}$              |                       |        | 10     | $\mu\text{A}$ | See Single-Ended I/O Standards, page 24 for more information.                                                                     |
| Input rise time                                                                         | $T_{ir}$              |                       |        | 1000   | ns            | Standard mode                                                                                                                     |
|                                                                                         |                       |                       |        | 300    | ns            | Fast mode                                                                                                                         |
| Input fall time                                                                         | $T_{if}$              |                       |        | 300    | ns            | Standard mode                                                                                                                     |
|                                                                                         |                       |                       |        | 300    | ns            | Fast mode                                                                                                                         |
| Maximum output voltage low (open drain) at 3 mA sink current for $V_{DDI} > 2\text{ V}$ | $V_{OL}$              |                       |        | 0.4    | V             | See Single-Ended I/O Standards, page 24 for more information. I/O standard used for illustration: MSIO bank-LVTTL 8 mA low drive. |
| Pin capacitance                                                                         | $C_{in}$              |                       |        | 10     | pF            | $V_{IN} = 0$ , $f = 1.0\text{ MHz}$                                                                                               |
| Output fall time from $V_{IHMin}$ to $V_{ILMax}^1$                                      | $t_{OF}^1$            |                       | 21.04  |        | ns            | $V_{IHmin}$ to $V_{ILMax}$ , $C_{LOAD} = 400\text{ pF}$                                                                           |
|                                                                                         |                       |                       | 5.556  |        | ns            | $V_{IHmin}$ to $V_{ILMax}$ , $C_{LOAD} = 100\text{ pF}$                                                                           |
| Output rise time from $V_{ILMax}$ to $V_{IHMin}^1$                                      | $t_{OR}^1$            |                       | 19.887 |        | ns            | $V_{ILMax}$ to $V_{IHmin}$ , $C_{LOAD} = 400\text{ pF}$                                                                           |
|                                                                                         |                       |                       | 5.218  |        | ns            | $V_{ILMax}$ to $V_{IHmin}$ , $C_{LOAD} = 100\text{ pF}$                                                                           |
| Output buffer maximum pull-down resistance <sup>2, 3</sup>                              | $R_{pull-up}^{2,3}$   |                       |        | 50     | $\Omega$      |                                                                                                                                   |
| Output buffer maximum pull-up resistance <sup>2, 4</sup>                                | $R_{pull-down}^{2,4}$ |                       |        | 131.25 | $\Omega$      |                                                                                                                                   |

**Figure 22 • SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1)**

## 2.3.32 CAN Controller Characteristics

The following table lists the CAN controller characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 306 • CAN Controller Characteristics**

| Parameter               | Description                                      | –1   | –Std | Unit |
|-------------------------|--------------------------------------------------|------|------|------|
| FCANREFCLK <sup>1</sup> | Internally sourced CAN reference clock frequency | 160  | 136  | MHz  |
| BAUDCANMAX              | Maximum CAN performance baud rate                | 1    | 1    | Mbps |
| BAUDCANMIN              | Minimum CAN performance baud rate                | 0.05 | 0.05 | Mbps |

1. PCLK to CAN controller must be a multiple of 8 MHz.

## 2.3.33 USB Characteristics

The following table lists the USB characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 307 • USB Characteristics**

| Parameter  | Description                                      | –1    | –Std  | Unit |
|------------|--------------------------------------------------|-------|-------|------|
| FUSBREFCLK | Internally sourced USB reference clock frequency | 166   | 142   | MHz  |
| TUSBCLK    | USB clock period                                 | 16.66 | 16.66 | ns   |
| TUSBPD     | Clock to USB data propagation delay              | 9.0   | 9.0   | ns   |
| TUSBSU     | Setup time for USB data                          | 6.0   | 6.0   | ns   |
| TUSBHD     | Hold time for USB data                           | 0     | 0     | ns   |