



Welcome to [E-XFL.COM](#)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

|                                |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | -   |
| Number of Logic Elements/Cells | 27696   |
| Total RAM Bits                 | 1130496   |
| Number of I/O                  | 267   |
| Number of Gates                | -   |
| Voltage - Supply               | 1.14V ~ 2.625V  |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 484-BGA   |
| Supplier Device Package        | 484-FPBGA (23x23)   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m2gl025ts-1fgg484">https://www.e-xfl.com/product-detail/microchip-technology/m2gl025ts-1fgg484</a> |

|           |  |     |
|-----------|--|-----|
| Table 214 | LVPECL Recommended DC Operating Conditions .....   | 64  |
| Table 215 | LVPECL Receiver Characteristics for MSIO I/O Bank .....                                      | 65  |
| Table 216 | LVPECL DC Input Voltage Specification .....  | 65  |
| Table 217 | LVPECL DC Differential Voltage Specification .....   | 65  |
| Table 218 | LVPECL Minimum and Maximum AC Switching Speeds .....   | 65  |
| Table 219 | Input Data Register Propagation Delays .....   | 67  |
| Table 220 | Output/Enable Data Register Propagation Delays .....   | 69  |
| Table 221 | Input DDR Propagation Delays .....   | 71  |
| Table 222 | Output DDR Propagation Delays .....  | 74  |
| Table 223 | Combinatorial Cell Propagation Delays .....  | 76  |
| Table 224 | Register Delays .....  | 77  |
| Table 225 | 150 Device Global Resource .....   | 78  |
| Table 226 | 090 Device Global Resource .....   | 78  |
| Table 227 | 050 Device Global Resource .....   | 78  |
| Table 228 | 025 Device Global Resource .....   | 78  |
| Table 229 | 010 Device Global Resource .....   | 79  |
| Table 230 | 005 Device Global Resource .....   | 79  |
| Table 231 | RAM1K18 – Dual-Port Mode for Depth × Width Configuration 1K × 18 .....                       | 79  |
| Table 232 | RAM1K18 – Dual-Port Mode for Depth × Width Configuration 2K × 9 .....                        | 80  |
| Table 233 | RAM1K18 – Dual-Port Mode for Depth × Width Configuration 4K × 4 .....                        | 81  |
| Table 234 | RAM1K18 – Dual-Port Mode for Depth × Width Configuration 8K × 2 .....                        | 83  |
| Table 235 | RAM1K18 – Dual-Port Mode for Depth × Width Configuration 16K × 1 .....                       | 84  |
| Table 236 | RAM1K18 – Two-Port Mode for Depth × Width Configuration 512 × 36 .....                       | 85  |
| Table 237 | μSRAM (RAM64x18) in 64 × 18 Mode .....   | 86  |
| Table 238 | μSRAM (RAM64x16) in 64 × 16 Mode .....   | 87  |
| Table 239 | μSRAM (RAM128x9) in 128 × 9 Mode .....   | 88  |
| Table 240 | μSRAM (RAM128x8) in 128 × 8 Mode .....   | 89  |
| Table 241 | μSRAM (RAM256x4) in 256 × 4 Mode .....   | 91  |
| Table 242 | μSRAM (RAM512x2) in 512 × 2 Mode .....   | 92  |
| Table 243 | μSRAM (RAM1024x1) in 1024 × 1 Mode .....   | 93  |
| Table 244 | JTAG Programming (Fabric Only) .....   | 94  |
| Table 245 | JTAG Programming (eNVM Only) .....   | 95  |
| Table 246 | JTAG Programming (Fabric and eNVM) .....   | 95  |
| Table 247 | 2 Step IAP Programming (Fabric Only) .....   | 95  |
| Table 248 | 2 Step IAP Programming (eNVM Only) .....   | 96  |
| Table 249 | 2 Step IAP Programming (Fabric and eNVM) .....   | 96  |
| Table 250 | SmartFusion2 Cortex-M3 ISP Programming (Fabric Only) .....                                   | 96  |
| Table 251 | SmartFusion2 Cortex-M3 ISP Programming (eNVM Only) .....                                     | 96  |
| Table 252 | SmartFusion2 Cortex-M3 ISP Programming (Fabric and eNVM) .....                               | 97  |
| Table 253 | Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric Only) .....     | 97  |
| Table 254 | Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only) .....       | 97  |
| Table 255 | Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric and eNVM) ..... | 98  |
| Table 256 | JTAG Programming (Fabric Only) .....   | 99  |
| Table 257 | JTAG Programming (eNVM Only) .....   | 99  |
| Table 258 | JTAG Programming (Fabric and eNVM) .....   | 99  |
| Table 259 | 2 Step IAP Programming (Fabric Only) .....   | 100 |
| Table 260 | 2 Step IAP Programming (eNVM Only) .....   | 100 |
| Table 261 | 2 Step IAP Programming (Fabric and eNVM) .....   | 100 |
| Table 262 | SmartFusion2 Cortex-M3 ISP Programming (Fabric Only) .....                                   | 101 |
| Table 263 | SmartFusion2 Cortex-M3 ISP Programming (eNVM Only) .....                                     | 101 |
| Table 264 | SmartFusion2 Cortex-M3 ISP Programming (Fabric and eNVM) .....                               | 101 |
| Table 265 | Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric Only) .....     | 102 |
| Table 266 | Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only) .....       | 102 |
| Table 267 | Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric and eNVM) ..... | 102 |
| Table 268 | Math Blocks with all Registers Used .....  | 103 |
| Table 269 | Math Block with Input Bypassed and Output Registers Used .....                               | 103 |
| Table 270 | Math Block with Input Register Used and Output in Bypass Mode .....                          | 104 |
| Table 271 | Math Block with Input and Output in Bypass Mode .....  | 104 |
| Table 272 | eNVM Read Performance .....  | 104 |

|           |   |     |
|-----------|---|-----|
| Table 273 | eNVM Page Programming .....   | 104 |
| Table 274 | SRAM PUF .....  | 105 |
| Table 275 | Non-Deterministic Random Bit Generator (NRBG) .....                                   | 106 |
| Table 276 | Cryptographic Block Characteristics .....   | 106 |
| Table 277 | Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz) .....  | 107 |
| Table 278 | Electrical Characteristics of the Crystal Oscillator – Medium Gain Mode (2 MHz) ..... | 108 |
| Table 279 | Electrical Characteristics of the Crystal Oscillator – Low Gain Mode (32 kHz) .....   | 108 |
| Table 280 | Electrical Characteristics of the 50 MHz RC Oscillator .....                          | 109 |
| Table 281 | Electrical Characteristics of the 1 MHz RC Oscillator .....                           | 109 |
| Table 282 | IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Specification .....                         | 110 |
| Table 283 | IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Jitter Specifications .....                 | 111 |
| Table 284 | JTAG 1532 for 005, 010, 025, and 050 Devices .....                                    | 112 |
| Table 285 | JTAG 1532 for 060, 090, and 150 Devices .....   | 112 |
| Table 286 | System Controller SPI Characteristics for All Devices .....                           | 113 |
| Table 287 | Supported I/O Configurations for System Controller SPI (for MSIO Bank Only) .....     | 113 |
| Table 288 | Power-up to Functional Times for SmartFusion2 .....                                   | 114 |
| Table 289 | Power-up to Functional Times for IGLOO2 .....   | 115 |
| Table 290 | DEVRST_N Characteristics for All Devices .....  | 116 |
| Table 291 | DEVRST_N to Functional Times for SmartFusion2 .....                                   | 116 |
| Table 292 | DEVRST_N to Functional Times for IGLOO2 .....   | 118 |
| Table 293 | Flash*Freeze Entry and Exit Times .....   | 119 |
| Table 294 | DDR Memory Interface Characteristics .....  | 120 |
| Table 295 | SFP Transceiver Electrical Characteristics .....                                      | 120 |
| Table 296 | Transmitter Parameters .....  | 121 |
| Table 297 | Receiver Parameters .....   | 122 |
| Table 298 | SerDes Protocol Compliance .....  | 122 |
| Table 299 | SerDes Reference Clock AC Specifications .....  | 123 |
| Table 300 | HCSL Minimum and Maximum DC Input Levels (Applicable to SerDes REFCLK Only) .....     | 123 |
| Table 301 | HCSL Minimum and Maximum AC Switching Speeds (Applicable to SerDes REFCLK Only) ..... | 123 |
| Table 302 | Maximum Frequency for MSS Main Clock .....  | 123 |
| Table 303 | I2C Characteristics .....   | 124 |
| Table 304 | I2C Switching Characteristics .....   | 125 |
| Table 305 | SPI Characteristics for All Devices .....   | 126 |
| Table 306 | CAN Controller Characteristics .....  | 128 |
| Table 307 | USB Characteristics .....   | 128 |
| Table 308 | MMUART Characteristics .....  | 129 |
| Table 309 | Maximum Frequency for HPMS Main Clock .....   | 129 |
| Table 310 | SPI Characteristics for All Devices .....   | 129 |

## 2.2 References

The following documents are recommended references:

- *PB0121: IGLOO2 Product Brief*
- *DS0124: IGLOO2 Pin Descriptions*
- *PB0115: SmartFusion2 SoC FPGA Product Brief*
- *DS0115: SmartFusion2 Pin Descriptions*

All product documentation for IGLOO2 and SmartFusion2 is available at:

<http://www.microsemi.com/products/fpga-soc/fpga/igloo2-fpga>

<http://www.microsemi.com/products/fpga-soc/soc-fpga/smartfusion2#overview>

## 2.3 Electrical Specifications

### 2.3.1 Operating Conditions

The following table lists the stress limits. Stress applied above the specified limit may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the recommended operating conditions specified in the following table are not implied.

**Table 3 • Absolute Maximum Ratings**

| Parameter   | Symbol                      | Min  | Max  | Unit |
|---|-----------------------------|------|------|------|
| DC core supply voltage. Must always power this pin.   | $V_{DD}$                    | -0.3 | 1.32 | V    |
| Power supply for charge pumps (for normal operation and programming). Must always power this pin.         | $V_{PP}$                    | -0.3 | 3.63 | V    |
| Analog power pad for MDDR PLL   | MSS_MDDR_PLL_VDDA           | -0.3 | 3.63 | V    |
| Analog power pad for MDDR PLL   | HPMS_MDDR_PLL_VDDA          | -0.3 | 3.63 | V    |
| Analog power pad for FDDR PLL   | FDDR_PLL_VDDA               | -0.3 | 3.63 | V    |
| Analog power pad for MDDR PLL   | PLL0_PLL1_MSS_MDDR_VDDA     | -0.3 | 3.63 | V    |
| Analog power pad for MDDR PLL   | PLL0_PLL1_HPMS_MDDR_VDDA    | -0.3 | 3.63 | V    |
| Analog power pad for PLL0–5   | CCC_XX[01]_PLL_VDDA         | -0.3 | 3.63 | V    |
| High supply voltage for PLL SerDes[01]  | SERDES_[01]_PLL_VDDA        | -0.3 | 3.63 | V    |
| Analog power for SerDes[01] PLL lane0 to lane3.<br>This is a 2.5 V SerDes internal PLL supply.            | SERDES_[01]_L[0123]_VDDAPLL | -0.3 | 2.75 | V    |
| TX/RX analog I/O voltage. Low voltage power for the lanes of SerDesI0. This is a 1.2 V SerDes PMA supply. | SERDES_[01]_L[0123]_VDDAIO  | -0.3 | 1.32 | V    |
| PCIe/PCS power supply   | SERDES_[01]_VDD             | -0.3 | 1.32 | V    |
| DC FPGA I/O buffer supply voltage for MSIO I/O bank   | $V_{DDIx}$                  | -0.3 | 3.63 | V    |
| DC FPGA I/O buffer supply voltage for MSIOD/DDRIO I/O banks   | $V_{DDIx}$                  | -0.3 | 2.75 | V    |
| I/O Input voltage for MSIO I/O bank   | $V_I$                       | -0.3 | 3.63 | V    |
| I/O Input voltage for MSIOD/DDRIO I/O bank  | $V_I$                       | -0.3 | 2.75 | V    |
| Analog sense circuit supply of embedded nonvolatile memory (eNVM). Must be shorted to $V_{PP}$ .          | $V_{PPNVM}$                 | -0.3 | 3.63 | V    |
| Storage temperature <sup>1</sup>  | $T_{STG}$                   | -65  | 150  | °C   |
| Junction temperature  | $T_J$                       | -55  | 135  | °C   |

**Figure 1 • High Temperature Data Retention (HTR)**

### 2.3.1.1 Overshoot/Undershoot Limits

For AC signals, the input signal may undershoot during transitions to  $-1.0\text{ V}$  for no longer than 10% of the period. The current during the transition must not exceed 100 mA.

For AC signals, the input signal may overshoot during transitions to  $V_{CC1} + 1.0\text{ V}$  for no longer than 10% of the period. The current during the transition must not exceed 100 mA.

**Note:** The above specifications do not apply to the PCI standard. The IGLOO2 and SmartFusion2 PCI I/Os are compliant with the PCI standard including the PCI overshoot/undershoot specifications.

### 2.3.1.2 Thermal Characteristics

The temperature variable in the Microsemi SoC Products Group Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption causes the chip's junction temperature to be higher than the ambient, case, or board temperatures.

EQ1 through EQ3 give the relationship between thermal resistance, temperature gradient, and power.

$$\theta_{JA} = \frac{T_J - T_A}{P} \quad EQ\ 1$$

$$\theta_{JB} = \frac{T_J - T_B}{P} \quad EQ\ 2$$

$$\theta_{JC} = \frac{T_J - T_C}{P} \quad EQ\ 3$$

where

- $\theta_{JA}$  = Junction-to-air thermal resistance
- $\theta_{JB}$  = Junction-to-board thermal resistance
- $\theta_{JC}$  = Junction-to-case thermal resistance
- $T_J$  = Junction temperature
- $T_A$  = Ambient temperature
- $T_B$  = Board temperature (measured 1.0 mm away from the package edge)
- $T_C$  = Case temperature
- $P$  = Total power dissipated by the device


**Table 9 • Package Thermal Resistance of SmartFusion2 and IGLOO2 Devices**

| Device     | Still Air | 1.0 m/s       | 2.5 m/s | $\theta_{JB}$ | $\theta_{JC}$ | Unit |
|------------|-----------|---------------|---------|---------------|---------------|------|
|            |           | $\theta_{JA}$ |         |               |               |      |
| <b>005</b> |           |               |         |               |               |      |
| FG484      | 19.36     | 15.81         | 14.63   | 9.74          | 5.27          | °C/W |
| VF256      | 41.30     | 38.16         | 35.30   | 28.41         | 3.94          | °C/W |
| VF400      | 20.19     | 16.94         | 15.41   | 8.86          | 4.95          | °C/W |
| TQ144      | 42.80     | 36.80         | 34.50   | 37.20         | 10.80         | °C/W |
| <b>010</b> |           |               |         |               |               |      |
| FG484      | 18.22     | 14.83         | 13.62   | 8.83          | 4.92          | °C/W |
| VF256      | 37.36     | 34.26         | 31.45   | 24.84         | 7.89          | °C/W |
| VF400      | 19.40     | 15.75         | 14.22   | 8.11          | 4.22          | °C/W |
| TQ144      | 38.60     | 32.60         | 30.30   | 31.80         | 8.60          | °C/W |
| <b>025</b> |           |               |         |               |               |      |
| FG484      | 17.03     | 13.66         | 12.45   | 7.66          | 4.18          | °C/W |
| VF256      | 33.85     | 30.59         | 27.85   | 21.63         | 6.13          | °C/W |
| VF400      | 18.36     | 14.89         | 13.36   | 7.12          | 3.41          | °C/W |
| FCS325     | 29.17     | 24.87         | 23.12   | 14.44         | 2.31          | °C/W |
| <b>050</b> |           |               |         |               |               |      |
| FG484      | 15.29     | 12.19         | 10.99   | 6.27          | 3.24          | °C/W |
| FG896      | 14.70     | 12.50         | 10.90   | 7.20          | 4.90          | °C/W |
| VF400      | 17.53     | 14.17         | 12.63   | 6.32          | 2.81          | °C/W |
| FCS325     | 27.38     | 23.18         | 21.41   | 12.47         | 1.59          | °C/W |
| <b>060</b> |           |               |         |               |               |      |
| FG484      | 15.40     | 12.06         | 10.85   | 6.14          | 3.15          | °C/W |
| FG676      | 15.49     | 12.21         | 11.06   | 7.07          | 3.87          | °C/W |
| VF400      | 17.45     | 14.01         | 12.47   | 6.22          | 2.69          | °C/W |
| FCS325     | 27.03     | 22.91         | 21.25   | 12.33         | 1.54          | °C/W |
| <b>090</b> |           |               |         |               |               |      |
| FG484      | 14.64     | 11.37         | 10.16   | 5.43          | 2.77          | °C/W |
| FG676      | 14.52     | 11.19         | 10.37   | 6.17          | 3.24          | °C/W |
| FCS325     | 26.63     | 22.26         | 20.13   | 14.24         | 2.50          | °C/W |

### 2.3.5.2 Output Buffer and AC Loading

The following figure shows the output buffer and AC loading.

**Figure 4 • Output Buffer AC Loading**



**2.3.5.7 2.5 V LVC MOS**

LVC MOS 2.5 V is a general standard for 2.5 V applications and is supported in IGLOO2 FPGA and SmartFusion2 SoC FPGAs that are in compliance with the JEDEC specification JESD8-5A.

**Minimum and Maximum DC/AC Input and Output Levels Specification****Table 38 • LVC MOS 2.5 V DC Recommended DC Operating Conditions**

| Parameter      | Symbol    | Min   | Typ | Max   | Unit |
|----------------|-----------|-------|-----|-------|------|
| Supply voltage | $V_{DDI}$ | 2.375 | 2.5 | 2.625 | V    |

**Table 39 • LVC MOS 2.5 V DC Input Voltage Specification**

| Parameter   | Symbol        | Min  | Max   | Unit |
|---|---------------|------|-------|------|
| DC input logic high (for MSIOD and DDRIO I/O banks) | $V_{IH}$ (DC) | 1.7  | 2.625 | V    |
| DC input logic high (for MSIO I/O bank)             | $V_{IH}$ (DC) | 1.7  | 3.45  | V    |
| DC input logic low                                  | $V_{IL}$ (DC) | -0.3 | 0.7   | V    |
| Input current high <sup>1</sup>                     | $I_{IH}$ (DC) |      |       |      |
| Input current low <sup>1</sup>                      | $I_{IL}$ (DC) |      |       |      |

1. See Table 24, page 22.

**Table 40 • LVC MOS 2.5 V DC Output Voltage Specification**

| Parameter            | Symbol                | Min             | Max | Unit |
|----------------------|-----------------------|-----------------|-----|------|
| DC output logic high | $V_{OH}$ <sup>1</sup> | $V_{DDI} - 0.4$ | –   | V    |
| DC output logic low  | $V_{OL}$ <sup>2</sup> |                 | 0.4 | V    |

1. The VOH/VOL test points selected ensure compliance with LVC MOS 2.5 V JEDEC8-5A requirements.

**Table 41 • LVC MOS 2.5 V AC Minimum and Maximum Switching Speed**

| Parameter                              | Symbol    | Max | Unit | Conditions                                 |
|--|-----------|-----|------|--|
| Maximum data rate (for DDRIO I/O bank) | $D_{MAX}$ | 400 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIO I/O bank)  | $D_{MAX}$ | 410 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIOD I/O bank) | $D_{MAX}$ | 420 | Mbps | AC loading: 17 pF load, maximum drive/slew |

**Table 42 • LVC MOS 2.5 V AC Calibrated Impedance Option**

| Parameter   | Symbol         | Typ                    | Unit     |
|---|----------------|------------------------|----------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | $R_{odt\_cal}$ | 75, 60, 50, 33, 25, 20 | $\Omega$ |

**Table 70 • LVC MOS 1.5 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers) (continued)**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
|                        |              | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std  | -1                           | -Std  |      |
| 6 mA                   | Slow         | 4.244           | 4.993 | 3.465           | 4.076 | 4.233           | 4.979 | 6.39                         | 7.518 | 5.736                        | 6.748 | ns   |
|                        | Medium       | 3.774           | 4.44  | 3.05            | 3.587 | 3.762           | 4.426 | 6.114                        | 7.193 | 5.397                        | 6.35  | ns   |
|                        | Medium fast  | 3.544           | 4.17  | 2.839           | 3.339 | 3.529           | 4.152 | 5.978                        | 7.033 | 5.27                         | 6.2   | ns   |
|                        | Fast         | 3.519           | 4.14  | 2.82            | 3.317 | 3.504           | 4.122 | 5.965                        | 7.017 | 5.259                        | 6.187 | ns   |
| 8 mA                   | Slow         | 4.099           | 4.823 | 3.311           | 3.894 | 4.087           | 4.807 | 6.584                        | 7.746 | 5.854                        | 6.888 | ns   |
|                        | Medium       | 3.656           | 4.301 | 2.927           | 3.443 | 3.642           | 4.284 | 6.311                        | 7.425 | 5.553                        | 6.533 | ns   |
|                        | Medium fast  | 3.437           | 4.044 | 2.731           | 3.213 | 3.42            | 4.023 | 6.182                        | 7.273 | 5.435                        | 6.394 | ns   |
|                        | Fast         | 3.41            | 4.012 | 2.715           | 3.193 | 3.393           | 3.991 | 6.178                        | 7.269 | 5.425                        | 6.383 | ns   |
| 10 mA                  | Slow         | 4.029           | 4.74  | 3.238           | 3.809 | 4.015           | 4.723 | 6.732                        | 7.921 | 5.965                        | 7.018 | ns   |
|                        | Medium       | 3.601           | 4.237 | 2.867           | 3.372 | 3.586           | 4.218 | 6.473                        | 7.615 | 5.669                        | 6.669 | ns   |
|                        | Medium fast  | 3.384           | 3.981 | 2.672           | 3.143 | 3.365           | 3.958 | 6.351                        | 7.471 | 5.55                         | 6.529 | ns   |
|                        | Fast         | 3.357           | 3.949 | 2.655           | 3.123 | 3.338           | 3.927 | 6.345                        | 7.464 | 5.54                         | 6.518 | ns   |
| 12 mA                  | Slow         | 3.974           | 4.675 | 3.196           | 3.759 | 3.958           | 4.656 | 6.842                        | 8.049 | 6.068                        | 7.139 | ns   |
|                        | Medium       | 3.55            | 4.176 | 2.827           | 3.326 | 3.534           | 4.157 | 6.584                        | 7.746 | 5.751                        | 6.766 | ns   |
|                        | Medium fast  | 3.345           | 3.935 | 2.638           | 3.103 | 3.325           | 3.911 | 6.488                        | 7.633 | 5.641                        | 6.637 | ns   |
|                        | Fast         | 3.316           | 3.902 | 2.621           | 3.083 | 3.297           | 3.878 | 6.486                        | 7.63  | 5.626                        | 6.619 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 71 • LVC MOS 1.5 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
|                        |              | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std  | -1                           | -Std  |      |
| 2 mA                   | Slow         | 4.423           | 5.203 | 5.397           | 6.35  | 5.686           | 6.69  | 5.609                        | 6.599 | 5.561                        | 6.542 | ns   |
| 4 mA                   | Slow         | 4.05            | 4.765 | 4.503           | 5.298 | 4.92            | 5.788 | 7.358                        | 8.657 | 6.525                        | 7.677 | ns   |
| 6 mA                   | Slow         | 4.081           | 4.801 | 4.259           | 5.012 | 4.699           | 5.528 | 7.659                        | 9.011 | 6.709                        | 7.893 | ns   |
| 8 mA                   | Slow         | 4.234           | 4.98  | 4.068           | 4.786 | 4.521           | 5.319 | 8.218                        | 9.668 | 7.05                         | 8.294 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 118 • DDR1/SSTL2 Class II Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

|              | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|--------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|              | -1       | -Std  |      |
| Single-ended | 2.29     | 2.693 | 1.988    | 2.338 | 1.978    | 2.326 | 1.989    | 2.34  | 1.979    | 2.328 | ns   |
| Differential | 2.418    | 2.846 | 2.304    | 2.711 | 2.297    | 2.702 | 2.131    | 2.506 | 2.124    | 2.499 | ns   |

**2.3.6.4 Stub-Series Terminated Logic 1.8 V (SSTL18)**

SSTL18 Class I and Class II are supported in IGLOO2 and SmartFusion2 SoC FPGAs, and also comply with the reduced and full drive double date rate (DDR2) standard. IGLOO2 and SmartFusion2 SoC FPGA I/Os support both standards for single-ended signaling and differential signaling for SSTL18. This standard requires a differential amplifier input buffer and a push-pull output buffer.

**Minimum and Maximum DC/AC Input and Output Levels Specification****Table 119 • SSTL18 DC Recommended DC Operating Conditions**

| Parameter               | Symbol    | Min   | Typ   | Max   | Unit |
|-------------------------|-----------|-------|-------|-------|------|
| Supply voltage          | $V_{DDI}$ | 1.71  | 1.8   | 1.89  | V    |
| Termination voltage     | $V_{TT}$  | 0.838 | 0.900 | 0.964 | V    |
| Input reference voltage | $V_{REF}$ | 0.838 | 0.900 | 0.964 | V    |

**Table 120 • SSTL18 DC Input Voltage Specification**

| Parameter                       | Symbol        | Min               | Max               | Unit |
|---------------------------------|---------------|-------------------|-------------------|------|
| DC input logic high             | $V_{IH}$ (DC) | $V_{REF} + 0.125$ | 1.89              | V    |
| DC input logic low              | $V_{IL}$ (DC) | -0.3              | $V_{REF} - 0.125$ | V    |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |                   |                   |      |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |                   |                   |      |

1. See Table 24, page 22.

**Table 121 • SSTL18 DC Output Voltage Specification**

| Parameter  | Symbol               | Min              | Max              | Unit |
|--|----------------------|------------------|------------------|------|
| <b>SSTL18 Class I (DDR2 Reduced Drive)</b>             |                      |                  |                  |      |
| DC output logic high                                   | $V_{OH}$             | $V_{TT} + 0.603$ |                  | V    |
| DC output logic low                                    | $V_{OL}$             |                  | $V_{TT} - 0.603$ | V    |
| Output minimum source DC current (DDRIO I/O bank only) | $I_{OH}$ at $V_{OH}$ | 6.5              |                  | mA   |
| Output minimum sink current (DDRIO I/O bank only)      | $I_{OL}$ at $V_{OL}$ | -6.5             |                  | mA   |
| <b>SSTL18 Class II (DDR2 Full Drive)<sup>1</sup></b>   |                      |                  |                  |      |
| DC output logic high                                   | $V_{OH}$             | $V_{TT} + 0.603$ |                  | V    |
| DC output logic low                                    | $V_{OL}$             |                  | $V_{TT} - 0.603$ | V    |
| Output minimum source DC current (DDRIO I/O bank only) | $I_{OH}$ at $V_{OH}$ | 13.4             |                  | mA   |
| Output minimum sink current (DDRIO I/O bank only)      | $I_{OL}$ at $V_{OL}$ | -13.4            |                  | mA   |

1. To meet JEDEC Electrical Compliance, use DDR2 Full Drive Transmitter.

**Table 136 • SSTL15 AC Test Parameter Specifications (for DDRIO I/O Bank Only)**

| Parameter  | Symbol     | Typ  | Unit     |
|--|------------|------|----------|
| Measuring/trip point for data path   | $V_{TRIP}$ | 0.75 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K   | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5    | pF       |
| Reference resistance for data test path for SSTL15 Class I ( $T_{DP}$ )          | RTT_TEST   | 50   | $\Omega$ |
| Reference resistance for data test path for SSTL15 Class II ( $T_{DP}$ )         | RTT_TEST   | 25   | $\Omega$ |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$ | 5    | pF       |

**AC Switching Characteristics**Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 1.425\text{ V}$ **Table 137 • DDR3/SSTL15 Receiver Characteristics for DDRIO I/O Bank – with Calibration Only**

| On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|--------------------------|----------|-------|------|
|                          | -1       | -Std  |      |
| Pseudo differential      | None     | 1.605 | ns   |
|                          | 20       | 1.616 | ns   |
|                          | 30       | 1.613 | ns   |
|                          | 40       | 1.611 | ns   |
|                          | 60       | 1.609 | ns   |
|                          | 120      | 1.607 | ns   |
| True differential        | None     | 1.623 | ns   |
|                          | 20       | 1.637 | ns   |
|                          | 30       | 1.63  | ns   |
|                          | 40       | 1.626 | ns   |
|                          | 60       | 1.622 | ns   |
|                          | 120      | 1.619 | ns   |

**Table 138 • DDR3/SSTL15 Transmitter Characteristics (Output and Tristate Buffers)**

|   | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|---|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|   | -1       | -Std  |      |
| <b>DDR3 Reduced Drive/SSTL15 Class I (for DDRIO I/O Bank)</b> |          |       |          |       |          |       |          |       |          |       |      |
| Single-ended  | 2.533    | 2.98  | 2.522    | 2.967 | 2.523    | 2.968 | 2.427    | 2.855 | 2.428    | 2.856 | ns   |
| Differential  | 2.555    | 3.005 | 3.073    | 3.615 | 3.073    | 3.615 | 2.416    | 2.843 | 2.416    | 2.843 | ns   |
| <b>DDR3 Full Drive/SSTL15 Class II (for DDRIO I/O Bank)</b>   |          |       |          |       |          |       |          |       |          |       |      |
| Single-ended  | 2.53     | 2.977 | 2.514    | 2.958 | 2.516    | 2.96  | 2.422    | 2.849 | 2.425    | 2.852 | ns   |
| Differential  | 2.552    | 3.002 | 2.591    | 3.048 | 2.59     | 3.047 | 2.882    | 3.391 | 2.881    | 3.39  | ns   |

### 2.3.7.2 B-LVDS

Bus LVDS (B-LVDS) specifications extend the existing LVDS standard to high-performance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers, and transceivers.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 173 • B-LVDS Recommended DC Operating Conditions**

| Parameter      | Symbol    | Min   | Typ | Max   | Unit |
|----------------|-----------|-------|-----|-------|------|
| Supply voltage | $V_{DDI}$ | 2.375 | 2.5 | 2.625 | V    |

**Table 174 • B-LVDS DC Input Voltage Specification**

| Parameter                       | Symbol        | Min | Max   | Unit |
|---------------------------------|---------------|-----|-------|------|
| DC input voltage                | $V_I$         | 0   | 2.925 | V    |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |     |       |      |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |     |       |      |

1. See Table 24, page 22.

**Table 175 • B-LVDS DC Output Voltage Specification (for MSIO I/O Bank Only)**

| Parameter            | Symbol   | Min  | Typ   | Max  | Unit |
|----------------------|----------|------|-------|------|------|
| DC output logic high | $V_{OH}$ | 1.25 | 1.425 | 1.6  | V    |
| DC output logic low  | $V_{OL}$ | 0.9  | 1.075 | 1.25 | V    |

**Table 176 • B-LVDS DC Differential Voltage Specification**

| Parameter  | Symbol    | Min  | Max       | Unit |
|--|-----------|------|-----------|------|
| Differential output voltage swing (for MSIO I/O bank only) | $V_{OD}$  | 65   | 460       | mV   |
| Output common mode voltage (for MSIO I/O bank only)        | $V_{OCM}$ | 1.1  | 1.5       | V    |
| Input common mode voltage                                  | $V_{ICM}$ | 0.05 | 2.4       | V    |
| Input differential voltage                                 | $V_{ID}$  | 0.1  | $V_{DDI}$ | V    |

**Table 177 • B-LVDS Minimum and Maximum AC Switching Speed**

| Parameter                             | Symbol    | Max | Unit | Conditions                                 |
|---------------------------------------|-----------|-----|------|--|
| Maximum data rate (for MSIO I/O bank) | $D_{MAX}$ | 500 | Mbps | AC loading: 2 pF / 100 Ω differential load |

**Table 178 • B-LVDS AC Impedance Specifications**

| Parameter              | Symbol | Typ | Unit |
|------------------------|--------|-----|------|
| Termination resistance | $R_T$  | 27  | Ω    |

**Table 179 • B-LVDS AC Test Parameter Specifications**

| Parameter  | Symbol     | Typ         | Unit |
|--|------------|-------------|------|
| Measuring/trip point for data path   | $V_{TRIP}$ | Cross point | V    |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K          | Ω    |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5           | pF   |

**Table 185 • M-LVDS DC Voltage Specification Output Voltage Specification (for MSIO I/O Bank Only)**

| Parameter            | Symbol   | Min  | Typ   | Max  | Unit |
|----------------------|----------|------|-------|------|------|
| DC output logic high | $V_{OH}$ | 1.25 | 1.425 | 1.6  | V    |
| DC output logic low  | $V_{OL}$ | 0.9  | 1.075 | 1.25 | V    |

**Table 186 • M-LVDS Differential Voltage Specification**

| Parameter  | Symbol    | Min | Max  | Unit |
|--|-----------|-----|------|------|
| Differential output voltage swing (for MSIO I/O bank only) | $V_{OD}$  | 300 | 650  | mV   |
| Output common mode voltage (for MSIO I/O bank only)        | $V_{OCM}$ | 0.3 | 2.1  | V    |
| Input common mode voltage                                  | $V_{ICM}$ | 0.3 | 1.2  | V    |
| Input differential voltage                                 | $V_{ID}$  | 50  | 2400 | mV   |

**Table 187 • M-LVDS Minimum and Maximum AC Switching Speed for MSIO I/O Bank**

| Parameter         | Symbol    | Max | Unit | Conditions  |
|-------------------|-----------|-----|------|---|
| Maximum data rate | $D_{MAX}$ | 500 | Mbps | AC loading: 2 pF / 100 $\Omega$ differential load |

**Table 188 • M-LVDS AC Impedance Specifications**

| Parameter              | Symbol | Typ | Unit     |
|------------------------|--------|-----|----------|
| Termination resistance | $R_T$  | 50  | $\Omega$ |

**Table 189 • M-LVDS AC Test Parameter Specifications**


| Parameter  | Symbol     | Typ         | Unit     |
|--|------------|-------------|----------|
| Measuring/trip point for data path   | $V_{TRIP}$ | Cross point | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K          | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5           | pF       |

**AC Switching Characteristics**Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$ **Table 190 • M-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)**

| On-Die Termination (ODT) | $T_{PY}$ |       |      |
|--------------------------|----------|-------|------|
|                          | -1       | -Std  | Unit |
| None                     | 2.738    | 3.221 | ns   |
| 100                      | 2.735    | 3.218 | ns   |

**Table 221 • Input DDR Propagation Delays (continued)**

| <b>Symbol</b>           | <b>Description</b>                                  | <b>Measuring Nodes<br/>(from, to)</b> | <b>-1</b> | <b>-Std</b> | <b>Unit</b> |
|-------------------------|---|---------------------------------------|-----------|-------------|-------------|
| T <sub>DDRIWAL</sub>    | Asynchronous load minimum pulse width for input DDR | F, F                                  | 0.304     | 0.357       | ns          |
| T <sub>DDRICKMPWH</sub> | Clock minimum pulse width high for input DDR        | B, B                                  | 0.075     | 0.088       | ns          |
| T <sub>DDRICKMPWL</sub> | Clock minimum pulse width low for input DDR         | B, B                                  | 0.159     | 0.187       | ns          |

**Figure 13 • Output DDR Timing Diagram****2.3.9.5 Timing Characteristics**

The following table lists the output DDR propagation delays in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 222 • Output DDR Propagation Delays**

| Symbol          | Description                                    | Measuring Nodes<br>(from, to) | -1    | -Std  | Unit |
|-----------------|--|-------------------------------|-------|-------|------|
| $T_{DDROCLKQ}$  | Clock-to-out of DDR for output DDR             | E, G                          | 0.263 | 0.309 | ns   |
| $T_{DDROSUDF}$  | Data_F data setup for output DDR               | F, E                          | 0.143 | 0.168 | ns   |
| $T_{DDROSUDR}$  | Data_R data setup for output DDR               | A, E                          | 0.19  | 0.223 | ns   |
| $T_{DDROHDF}$   | Data_F data hold for output DDR                | F, E                          | 0     | 0     | ns   |
| $T_{DDROHDR}$   | Data_R data hold for output DDR                | A, E                          | 0     | 0     | ns   |
| $T_{DDROSUE}$   | Enable setup for input DDR                     | B, E                          | 0.419 | 0.493 | ns   |
| $T_{DDROHE}$    | Enable hold for input DDR                      | B, E                          | 0     | 0     | ns   |
| $T_{DDROSUSLN}$ | Synchronous load setup for input DDR           | D, E                          | 0.196 | 0.231 | ns   |
| $T_{DDROHSLN}$  | Synchronous load hold for input DDR            | D, E                          | 0     | 0     | ns   |
| $T_{DDROAL2Q}$  | Asynchronous load-to-out for output DDR        | C, G                          | 0.528 | 0.621 | ns   |
| $T_{DDROREMAL}$ | Asynchronous load removal time for output DDR  | C, E                          | 0     | 0     | ns   |
| $T_{DDRORECAL}$ | Asynchronous load recovery time for output DDR | C, E                          | 0.034 | 0.04  | ns   |

The following table lists the RAM1K18 – dual-port mode for depth × width configuration 16K × 1 in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 235 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 16K × 1**

| <b>Parameter</b>   | <b>Symbol</b>   | <b>-1</b>  |            | <b>-Std</b> |            |
|--|-----------------|------------|------------|-------------|------------|
|  |                 | <b>Min</b> | <b>Max</b> | <b>Min</b>  | <b>Max</b> |
| Clock period   | $T_{CY}$        | 2.5        |            | 2.941       | ns         |
| Clock minimum pulse width high   | $T_{CLKMPWH}$   | 1.125      |            | 1.323       | ns         |
| Clock minimum pulse width low  | $T_{CLKMPWL}$   | 1.125      |            | 1.323       | ns         |
| Pipelined clock period   | $T_{PLCY}$      | 2.5        |            | 2.941       | ns         |
| Pipelined clock minimum pulse width high                               | $T_{PLCLKMPWH}$ | 1.125      |            | 1.323       | ns         |
| Pipelined clock minimum pulse width low                                | $T_{PLCLKMPWL}$ | 1.125      |            | 1.323       | ns         |
| Read access time with pipeline register                                |                 |            | 0.32       | 0.377       | ns         |
| Read access time without pipeline register                             | $T_{CLK2Q}$     |            | 2.269      | 2.669       | ns         |
| Access time with feed-through write timing                             |                 |            | 1.51       | 1.777       | ns         |
| Address setup time   | $T_{ADDRSU}$    | 0.626      |            | 0.737       | ns         |
| Address hold time  | $T_{ADDRHD}$    | 0.274      |            | 0.322       | ns         |
| Data setup time  | $T_{DSU}$       | 0.322      |            | 0.378       | ns         |
| Data hold time   | $T_{DHD}$       | 0.082      |            | 0.096       | ns         |
| Block select setup time  | $T_{BLKSU}$     | 0.207      |            | 0.244       | ns         |
| Block select hold time   | $T_{BLKHD}$     | 0.216      |            | 0.254       | ns         |
| Block select to out disable time (when pipelined register is disabled) | $T_{BLK2Q}$     |            | 1.51       | 1.777       | ns         |
| Block select minimum pulse width                                       | $T_{BLKMPW}$    | 0.186      |            | 0.219       | ns         |
| Read enable setup time   | $T_{RDESU}$     | 0.53       |            | 0.624       | ns         |
| Read enable hold time  | $T_{RDEHD}$     | 0.071      |            | 0.083       | ns         |
| Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)                | $T_{RDPLESU}$   | 0.248      |            | 0.291       | ns         |
| Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)                 | $T_{RDPLEHD}$   | 0.102      |            | 0.12        | ns         |
| Asynchronous reset to output propagation delay                         | $T_{R2Q}$       |            | 1.547      | 1.82        | ns         |
| Asynchronous reset removal time  | $T_{RSTREM}$    | 0.506      |            | 0.595       | ns         |
| Asynchronous reset recovery time                                       | $T_{RSTREC}$    | 0.004      |            | 0.005       | ns         |
| Asynchronous reset minimum pulse width                                 | $T_{RSTMPW}$    | 0.301      |            | 0.354       | ns         |
| Pipelined register asynchronous reset removal time                     | $T_{PLRSTREM}$  | -0.279     |            | -0.328      | ns         |
| Pipelined register asynchronous reset recovery time                    | $T_{PLRSTREC}$  | 0.327      |            | 0.385       | ns         |
| Pipelined register asynchronous reset minimum pulse width              | $T_{PLRSTMPW}$  | 0.282      |            | 0.332       | ns         |
| Synchronous reset setup time   | $T_{SRSTSU}$    | 0.226      |            | 0.265       | ns         |
| Synchronous reset hold time  | $T_{SRSTHD}$    | 0.036      |            | 0.043       | ns         |
| Write enable setup time  | $T_{WESU}$      | 0.454      |            | 0.534       | ns         |
| Write enable hold time   | $T_{WEHD}$      | 0.048      |            | 0.057       | ns         |
| Maximum frequency  | $F_{MAX}$       |            | 400        | 340         | MHz        |

### 2.3.12.2 FPGA Fabric Micro SRAM ( $\mu$ SRAM)

The following table lists the  $\mu$ SRAM in  $64 \times 18$  mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 237 •  $\mu$ SRAM (RAM64x18) in  $64 \times 18$  Mode**

| <b>Parameter</b>  | <b>Symbol</b>   | <b>-1</b>  |            | <b>-Std</b> |            | <b>Unit</b> |
|---|-----------------|------------|------------|-------------|------------|-------------|
|   |                 | <b>Min</b> | <b>Max</b> | <b>Min</b>  | <b>Max</b> |             |
| Read clock period   | $T_{CY}$        | 4          | 4          | 4           | 4          | ns          |
| Read clock minimum pulse width high   | $T_{CLKMPWH}$   | 1.8        | 1.8        | 1.8         | 1.8        | ns          |
| Read clock minimum pulse width low  | $T_{CLKMPWL}$   | 1.8        | 1.8        | 1.8         | 1.8        | ns          |
| Read pipeline clock period  | $T_{PLCY}$      | 4          | 4          | 4           | 4          | ns          |
| Read pipeline clock minimum pulse width high  | $T_{PLCLKMPWH}$ | 1.8        | 1.8        | 1.8         | 1.8        | ns          |
| Read pipeline clock minimum pulse width low   | $T_{PLCLKMPWL}$ | 1.8        | 1.8        | 1.8         | 1.8        | ns          |
| Read access time with pipeline register   | $T_{CLK2Q}$     |            | 0.266      |             | 0.313      | ns          |
| Read access time without pipeline register  | $T_{CLK2Q}$     |            | 1.677      |             | 1.973      | ns          |
| Read address setup time in synchronous mode   | $T_{ADDRSU}$    | 0.301      | 0.354      | 0.354       | 0.354      | ns          |
| Read address setup time in asynchronous mode  | $T_{ADDRSU}$    | 1.856      | 2.184      | 2.184       | 2.184      | ns          |
| Read address hold time in synchronous mode  | $T_{ADDRHD}$    | 0.091      | 0.107      | 0.107       | 0.107      | ns          |
| Read address hold time in asynchronous mode   | $T_{ADDRHD}$    | -0.778     | -0.915     | -0.915      | -0.915     | ns          |
| Read enable setup time  | $T_{RDENSU}$    | 0.278      | 0.327      | 0.327       | 0.327      | ns          |
| Read enable hold time   | $T_{RDENHD}$    | 0.057      | 0.067      | 0.067       | 0.067      | ns          |
| Read block select setup time  | $T_{BLKSU}$     | 1.839      | 2.163      | 2.163       | 2.163      | ns          |
| Read block select hold time   | $T_{BLKHD}$     | -0.65      | -0.765     | -0.765      | -0.765     | ns          |
| Read block select to out disable time (when pipelined register is disabled)           | $T_{BLK2Q}$     |            | 2.036      |             | 2.396      | ns          |
| Read asynchronous reset removal time (pipelined clock)                                | $T_{RSTREM}$    | -0.023     | -0.027     | -0.027      | -0.027     | ns          |
| Read asynchronous reset removal time (non-pipelined clock)                            | $T_{RSTREM}$    | 0.046      | 0.054      | 0.054       | 0.054      | ns          |
| Read asynchronous reset recovery time (pipelined clock)                               | $T_{RSTREC}$    | 0.507      | 0.597      | 0.597       | 0.597      | ns          |
| Read asynchronous reset recovery time (non-pipelined clock)                           | $T_{RSTREC}$    | 0.236      | 0.278      | 0.278       | 0.278      | ns          |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | $T_{R2Q}$       |            | 0.839      |             | 0.987      | ns          |
| Read synchronous reset setup time   | $T_{SRSTSU}$    | 0.271      | 0.319      | 0.319       | 0.319      | ns          |
| Read synchronous reset hold time  | $T_{SRSTHD}$    | 0.061      | 0.071      | 0.071       | 0.071      | ns          |
| Write clock period  | $T_{CCY}$       | 4          | 4          | 4           | 4          | ns          |
| Write clock minimum pulse width high  | $T_{CCLKMPWH}$  | 1.8        | 1.8        | 1.8         | 1.8        | ns          |
| Write clock minimum pulse width low   | $T_{CCLKMPWL}$  | 1.8        | 1.8        | 1.8         | 1.8        | ns          |
| Write block setup time  | $T_{BLKCSU}$    | 0.404      | 0.476      | 0.476       | 0.476      | ns          |
| Write block hold time   | $T_{BLKCHD}$    | 0.007      | 0.008      | 0.008       | 0.008      | ns          |
| Write input data setup time   | $T_{DINCSU}$    | 0.115      | 0.135      | 0.135       | 0.135      | ns          |
| Write input data hold time  | $T_{DINCHD}$    | 0.15       | 0.177      | 0.177       | 0.177      | ns          |

### 2.3.22 JTAG

**Table 284 • JTAG 1532 for 005, 010, 025, and 050 Devices**

| <b>Parameter</b>            | <b>Symbol</b> | <b>005</b> |             | <b>010</b> |             | <b>025</b> |             | <b>050</b> |             | <b>Unit</b> |
|-----------------------------|---------------|------------|-------------|------------|-------------|------------|-------------|------------|-------------|-------------|
|                             |               | <b>-1</b>  | <b>-Std</b> | <b>-1</b>  | <b>-Std</b> | <b>-1</b>  | <b>-Std</b> | <b>-1</b>  | <b>-Std</b> |             |
| Clock to Q (data out)       | $T_{TCK2Q}$   | 7.47       | 8.79        | 7.73       | 9.09        | 7.75       | 9.12        | 7.89       | 9.28        | ns          |
| Reset to Q (data out)       | $T_{RSTB2Q}$  | 7.65       | 9           | 6.43       | 7.56        | 6.13       | 7.21        | 7.40       | 8.70        | ns          |
| Test data input setup time  | $T_{DISU}$    | -1.05      | -0.89       | -0.69      | -0.59       | -0.67      | -0.57       | -0.30      | -0.25       | ns          |
| Test data input hold time   | $T_{DIHD}$    | 2.38       | 2.8         | 2.38       | 2.8         | 2.42       | 2.85        | 2.09       | 2.45        | ns          |
| Test mode select setup time | $T_{TMSSU}$   | -0.73      | -0.62       | -1.03      | -1.21       | -1.1       | -0.94       | 0.28       | 0.33        | ns          |
| Test mode select hold time  | $T_{TMDHD}$   | 1.36       | 1.6         | 1.43       | 1.68        | 1.93       | 2.27        | 0.16       | 0.19        | ns          |
| ResetB removal time         | $T_{TRSTREM}$ | -0.77      | -0.65       | -1.08      | -0.92       | -1.33      | -1.13       | -0.45      | -0.38       | ns          |
| ResetB recovery time        | $T_{TRSTREC}$ | -0.76      | -0.65       | -1.07      | -0.91       | -1.34      | -1.14       | -0.45      | -0.38       | ns          |
| TCK maximum frequency       | $F_{TCKMAX}$  | 25         | 21.25       | 25         | 21.25       | 25         | 21.25       | 25.00      | 21.25       | MHz         |

**Table 285 • JTAG 1532 for 060, 090, and 150 Devices**

| <b>Parameter</b>            | <b>Symbol</b> | <b>060</b> |             | <b>090</b> |             | <b>150</b> |             | <b>Unit</b> |
|-----------------------------|---------------|------------|-------------|------------|-------------|------------|-------------|-------------|
|                             |               | <b>-1</b>  | <b>-Std</b> | <b>-1</b>  | <b>-Std</b> | <b>-1</b>  | <b>-Std</b> |             |
| Clock to Q (data out)       | $T_{TCK2Q}$   | 8.38       | 9.86        | 8.96       | 10.54       | 8.66       | 10.19       | ns          |
| Reset to Q (data out)       | $T_{RSTB2Q}$  | 8.54       | 10.04       | 7.75       | 9.12        | 8.79       | 10.34       | ns          |
| Test data input setup time  | $T_{DISU}$    | -1.18      | -1          | -1.31      | -1.11       | -0.96      | -0.82       | ns          |
| Test data input hold time   | $T_{DIHD}$    | 2.52       | 2.97        | 2.68       | 3.15        | 2.57       | 3.02        | ns          |
| Test mode select setup time | $T_{TMSSU}$   | -0.97      | -0.83       | -1.02      | -0.87       | -0.53      | -0.45       | ns          |
| Test mode select hold time  | $T_{TMDHD}$   | 1.7        | 2           | 1.67       | 1.96        | 1.02       | 1.2         | ns          |
| ResetB removal time         | $T_{TRSTREM}$ | -1.21      | -1.03       | -0.76      | -0.65       | -1.03      | -0.88       | ns          |
| ResetB recovery time        | $T_{TRSTREC}$ | -1.21      | -1.03       | -0.77      | -0.65       | -1.03      | -0.88       | ns          |
| TCK maximum frequency       | $F_{TCKMAX}$  | 25         | 21.25       | 25         | 21.25       | 25         | 21.25       | MHz         |

### 2.3.23 System Controller SPI Characteristics

### 2.3.24 Power-up to Functional Times

The following table lists the SmartFusion2 power-up to functional times in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 288 • Power-up to Functional Times for SmartFusion2**

| <b>Symbol</b>    | <b>From</b>          | <b>To</b>               | <b>Description</b>                                | <b>Maximum Power-up to Functional Time for SmartFusion2 (uS)</b> |            |            |            |            |            |            |
|------------------|----------------------|-------------------------|---|--|------------|------------|------------|------------|------------|------------|
|                  |                      |                         |   | <b>005</b>   | <b>010</b> | <b>025</b> | <b>050</b> | <b>060</b> | <b>090</b> | <b>150</b> |
| $T_{POR2OUT}$    | POWER_ON<br>_RESET_N | Output available at I/O | Fabric to output                                  | 647  | 500        | 531        | 483        | 474        | 524        | 647        |
| $T_{POR2MSSRST}$ | POWER_ON<br>_RESET_N | MSS_RESET_T_N_M2F       | Fabric to MSS                                     | 644  | 497        | 528        | 480        | 468        | 518        | 641        |
| $T_{MSSRST2OUT}$ | MSS_RESET_N_M2F      | Output available at I/O | MSS to output                                     | 3.6  | 3.6        | 3.6        | 3.4        | 4.9        | 4.8        | 4.8        |
| $T_{VDD2OUT}$    | $V_{DD}$             | Output available at I/O | $V_{DD}$ at its minimum threshold level to output | 3096   | 2975       | 3012       | 2959       | 2869       | 2992       | 3225       |
| $T_{VDD2POR}$    | $V_{DD}$             | POWER_ON_RESET_N        | $V_{DD}$ at its minimum threshold level to fabric | 2476   | 2487       | 2496       | 2486       | 2406       | 2563       | 2602       |
| $T_{VDD2MSSRST}$ | $V_{DD}$             | MSS_RESET_T_N_M2F       | $V_{DD}$ at its minimum threshold level to MSS    | 3093   | 2972       | 3008       | 2956       | 2864       | 2987       | 3220       |
| $T_{VDD2WPU}$    | DEVRST_N             | DDRIO Inbuf weak pull   | DEVRST_N to Inbuf weak pull                       | 2500   | 2487       | 2509       | 2475       | 2507       | 2519       | 2617       |
|                  | DEVRST_N             | MSIOT Inbuf weak pull   | DEVRST_N to Inbuf weak pull                       | 2504   | 2491       | 2510       | 2478       | 2517       | 2525       | 2620       |
|                  | DEVRST_N             | MSIOD Inbuf weak pull   | DEVRST_N to Inbuf weak pull                       | 2479   | 2468       | 2493       | 2458       | 2486       | 2499       | 2595       |

**Note:** For more information about power-up times, see *UG0331: SmartFusion2 Microcontroller Subsystem User Guide*.

The following table lists the SerDes reference clock AC specifications in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 299 • SerDes Reference Clock AC Specifications**

| Parameter                       | Symbol       | Min  | Max  | Unit |
|---------------------------------|--------------|------|------|------|
| Reference clock frequency       | $F_{REFCLK}$ | 100  | 160  | MHz  |
| Reference clock rise time       | $T_{RISE}$   | 0.6  | 4    | V/ns |
| Reference clock fall time       | $T_{FALL}$   | 0.6  | 4    | V/ns |
| Reference clock duty cycle      | $T_{CYC}$    | 40   | 60   | %    |
| Reference clock mismatch        | $MMREFCLK$   | -300 | 300  | ppm  |
| Reference spread spectrum clock | SSCref       | 0    | 5000 | ppm  |

**Table 300 • HCSL Minimum and Maximum DC Input Levels (Applicable to SerDes REFCLK Only)**

| Parameter                                      | Symbol      | Min   | Typ | Max   | Unit |
|--|-------------|-------|-----|-------|------|
| <b>Recommended DC Operating Conditions</b>     |             |       |     |       |      |
| Supply voltage                                 | $V_{DDI}$   | 2.375 | 2.5 | 2.625 | V    |
| <b>HCSL DC Input Voltage Specification</b>     |             |       |     |       |      |
| DC Input voltage                               | $V_I$       | 0     |     | 2.625 | V    |
| <b>HCSL Differential Voltage Specification</b> |             |       |     |       |      |
| Input common mode voltage                      | $V_{ICM}$   | 0.05  |     | 2.4   | V    |
| Input differential voltage                     | $V_{IDIFF}$ | 100   |     | 1100  | mV   |

**Table 301 • HCSL Minimum and Maximum AC Switching Speeds (Applicable to SerDes REFCLK Only)**

| Parameter                             | Symbol    | Min | Typ | Max | Unit     |
|---------------------------------------|-----------|-----|-----|-----|----------|
| <b>HCSL AC Specifications</b>         |           |     |     |     |          |
| Maximum data rate (for MSIO I/O bank) | $F_{MAX}$ |     |     | 350 | Mbps     |
| <b>HCSL Impedance Specifications</b>  |           |     |     |     |          |
| Termination resistance                | $R_t$     |     | 100 |     | $\Omega$ |

## 2.3.31 SmartFusion2 Specifications

### 2.3.31.1 MSS Clock Frequency

The following table lists the maximum frequency for MSS main clock in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 302 • Maximum Frequency for MSS Main Clock**

| Symbol | Description                              | -1  | -Std | Unit |
|--------|--|-----|------|------|
| M3_CLK | Maximum frequency for the MSS main clock | 166 | 142  | MHz  |

### 2.3.34 MMUART Characteristics

The following table lists the MMUART characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 308 • MMUART Characteristics**

| Parameter       | Description  | -1     | -Std  | Unit |
|-----------------|--|--------|-------|------|
| FMMUART_REF_CLK | Internally sourced MMUART reference clock frequency. | 166    | 142   | MHz  |
| BAUDMMUARTTx    | Maximum transmit baud rate                           | 10.375 | 8.875 | Mbps |
| BAUDMMUARTRx    | Maximum receive baud rate                            | 10.375 | 8.875 | Mbps |

### 2.3.35 IGLOO2 Specifications

#### 2.3.35.1 HPMS Clock Frequency

The following table lists the maximum frequency for HPMS main clock in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 309 • Maximum Frequency for HPMS Main Clock**

| Symbol   | Description                               | -1  | -Std | Unit |
|----------|---|-----|------|------|
| HPMS_CLK | Maximum frequency for the HPMS main clock | 166 | 142  | MHz  |

#### 2.3.35.2 IGLOO2 Serial Peripheral Interface (SPI) Characteristics

This section describes the DC and switching of the SPI interface. Unless otherwise noted, all output characteristics given are for a 35 pF load on the pins and all sequential timing characteristics are related to SPI\_0\_CLK. For timing parameter definitions, see Figure 23, page 131.

The following table lists the SPI characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 310 • SPI Characteristics for All Devices**

| Symbol  | Description                                  | Min  | Typ | Max | Unit | Conditions |
|---------|--|------|-----|-----|------|------------|
| SPIFMAX | Maximum operating frequency of SPI interface |      |     | 20  | MHz  |            |
| sp1     | SPI_[0 1]_CLK minimum period                 |      |     |     |      |            |
|         | SPI_[0 1]_CLK = PCLK/2                       | 12   |     |     | ns   |            |
|         | SPI_[0 1]_CLK = PCLK/4                       | 24.1 |     |     | ns   |            |
|         | SPI_[0 1]_CLK = PCLK/8                       | 48.2 |     |     | ns   |            |
|         | SPI_[0 1]_CLK = PCLK/16                      | 0.1  |     |     | μs   |            |
|         | SPI_[0 1]_CLK = PCLK/32                      | 0.19 |     |     | μs   |            |
|         | SPI_[0 1]_CLK = PCLK/64                      | 0.39 |     |     | μs   |            |
|         | SPI_[0 1]_CLK = PCLK/128                     | 0.77 |     |     | μs   |            |