




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                     |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                              |
| Number of LABs/CLBs            | -                                                                                                                                                                   |
| Number of Logic Elements/Cells | 56340                                                                                                                                                               |
| Total RAM Bits                 | 1869824                                                                                                                                                             |
| Number of I/O                  | 200                                                                                                                                                                 |
| Number of Gates                | -                                                                                                                                                                   |
| Voltage - Supply               | 1.14V ~ 2.625V                                                                                                                                                      |
| Mounting Type                  | Surface Mount                                                                                                                                                       |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                                                  |
| Package / Case                 | 325-TFBGA, FCBGA                                                                                                                                                    |
| Supplier Device Package        | 325-FCBGA (11x11)                                                                                                                                                   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m2gl050-1fcs325i">https://www.e-xfl.com/product-detail/microchip-technology/m2gl050-1fcs325i</a> |

# Figures

---

|           |                                                                   |     |
|-----------|-------------------------------------------------------------------|-----|
| Figure 1  | High Temperature Data Retention (HTR)                             | 9   |
| Figure 2  | Timing Model                                                      | 15  |
| Figure 3  | Input Buffer AC Loading                                           | 17  |
| Figure 4  | Output Buffer AC Loading                                          | 18  |
| Figure 5  | Tristate Buffer for Enable Path Test Point                        | 19  |
| Figure 6  | Timing Model for Input Register                                   | 65  |
| Figure 7  | I/O Register Input Timing Diagram                                 | 66  |
| Figure 8  | Timing Model for Output/Enable Register                           | 68  |
| Figure 9  | I/O Register Output Timing Diagram                                | 69  |
| Figure 10 | Input DDR Module                                                  | 70  |
| Figure 11 | Input DDR Timing Diagram                                          | 71  |
| Figure 12 | Output DDR Module                                                 | 73  |
| Figure 13 | Output DDR Timing Diagram                                         | 74  |
| Figure 14 | LUT-4                                                             | 75  |
| Figure 15 | Sequential Module                                                 | 76  |
| Figure 16 | Sequential Module Timing Diagram                                  | 77  |
| Figure 17 | Power-up to Functional Timing Diagram for SmartFusion2            | 115 |
| Figure 18 | Power-up to Functional Timing Diagram for IGLOO2                  | 116 |
| Figure 19 | DEVRST_N to Functional Timing Diagram for SmartFusion2            | 117 |
| Figure 20 | DEVRST_N to Functional Timing Diagram for IGLOO2                  | 119 |
| Figure 21 | I2C Timing Parameter Definition                                   | 125 |
| Figure 22 | SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1) | 128 |
| Figure 23 | SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1) | 131 |

|           |                                                                                 |     |
|-----------|---------------------------------------------------------------------------------|-----|
| Table 273 | eNVM Page Programming                                                           | 104 |
| Table 274 | SRAM PUF                                                                        | 105 |
| Table 275 | Non-Deterministic Random Bit Generator (NRBG)                                   | 106 |
| Table 276 | Cryptographic Block Characteristics                                             | 106 |
| Table 277 | Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz)  | 107 |
| Table 278 | Electrical Characteristics of the Crystal Oscillator – Medium Gain Mode (2 MHz) | 108 |
| Table 279 | Electrical Characteristics of the Crystal Oscillator – Low Gain Mode (32 kHz)   | 108 |
| Table 280 | Electrical Characteristics of the 50 MHz RC Oscillator                          | 109 |
| Table 281 | Electrical Characteristics of the 1 MHz RC Oscillator                           | 109 |
| Table 282 | IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Specification                         | 110 |
| Table 283 | IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Jitter Specifications                 | 111 |
| Table 284 | JTAG 1532 for 005, 010, 025, and 050 Devices                                    | 112 |
| Table 285 | JTAG 1532 for 060, 090, and 150 Devices                                         | 112 |
| Table 286 | System Controller SPI Characteristics for All Devices                           | 113 |
| Table 287 | Supported I/O Configurations for System Controller SPI (for MSIO Bank Only)     | 113 |
| Table 288 | Power-up to Functional Times for SmartFusion2                                   | 114 |
| Table 289 | Power-up to Functional Times for IGLOO2                                         | 115 |
| Table 290 | DEVRST_N Characteristics for All Devices                                        | 116 |
| Table 291 | DEVRST_N to Functional Times for SmartFusion2                                   | 116 |
| Table 292 | DEVRST_N to Functional Times for IGLOO2                                         | 118 |
| Table 293 | Flash*Freeze Entry and Exit Times                                               | 119 |
| Table 294 | DDR Memory Interface Characteristics                                            | 120 |
| Table 295 | SFP Transceiver Electrical Characteristics                                      | 120 |
| Table 296 | Transmitter Parameters                                                          | 121 |
| Table 297 | Receiver Parameters                                                             | 122 |
| Table 298 | SerDes Protocol Compliance                                                      | 122 |
| Table 299 | SerDes Reference Clock AC Specifications                                        | 123 |
| Table 300 | HCSL Minimum and Maximum DC Input Levels (Applicable to SerDes REFCLK Only)     | 123 |
| Table 301 | HCSL Minimum and Maximum AC Switching Speeds (Applicable to SerDes REFCLK Only) | 123 |
| Table 302 | Maximum Frequency for MSS Main Clock                                            | 123 |
| Table 303 | I2C Characteristics                                                             | 124 |
| Table 304 | I2C Switching Characteristics                                                   | 125 |
| Table 305 | SPI Characteristics for All Devices                                             | 126 |
| Table 306 | CAN Controller Characteristics                                                  | 128 |
| Table 307 | USB Characteristics                                                             | 128 |
| Table 308 | MMUART Characteristics                                                          | 129 |
| Table 309 | Maximum Frequency for HPMS Main Clock                                           | 129 |
| Table 310 | SPI Characteristics for All Devices                                             | 129 |

- Added [Table 244](#), page 94 and [Table 256](#), page 99 (SAR 73971).
- Updated the [SerDes Electrical and Timing AC and DC Characteristics](#), page 121 (SAR 71171).
- Added the [DEVRST\\_N Characteristics](#), page 116 (SAR 64100, 72103).
- Added [Table 298](#), page 122 (SAR 71897).
- Updated [Table 25](#), page 22, [Table 26](#), page 23, and [Table 27](#), page 23 (SAR 74570).
- Added 060 devices in [Table 277](#), page 107, [Table 278](#), page 108, and [Table 279](#), page 108 (SAR 57898).
- Updated duty cycle parameter of crystal in [Table 280](#), page 109 and [Table 281](#), page 109 (SAR 57898).
- Added 32 KHz mode PLL acquisition time in [Table 282](#), page 110 (SAR 68281).
- Updated [Table 293](#), page 119 for 060 devices (SAR 57828).
- Updated [Table 297](#), page 122 for CID value (SAR 70878).

## 1.4 Revision 8.0

The following is a summary of the changes in revision 8.0 of this document.

- Updated [Table 11](#), page 12 (SAR 69218).
- Updated [Table 12](#), page 13 (SAR 69218).
- Updated [Table 283](#), page 111 (SAR 69000).

## 1.5 Revision 7.0

The following is a summary of the changes in revision 7.0 of this document.

- Updated [Table 1](#), page 4 (SAR 68620).

## 1.6 Revision 6.0

The following is a summary of the changes in revision 6.0 of this document.

- Updated [Table 5](#), page 7 (SAR 65949).
- Updated [Table 9](#), page 10 (SAR 62995).
- Updated [Table 123](#), page 47 and [Table 133](#), page 49 (SAR 67210).
- Added [Embedded NVM \(eNVM\) Characteristics](#), page 104 (SAR 52509).
- Updated [Table 277](#), page 107 (SAR 64855).
- Updated [Table 282](#), page 110 (SAR 65958 and SAR 56666).
- Added [DDR Memory Interface Characteristics](#), page 120 (SAR 66223).
- Added [SFP Transceiver Characteristics](#), page 120 (SAR 63105).
- Updated [Table 302](#), page 123 and [Table 309](#), page 129 (SAR 66314).

## 1.7 Revision 5.0

The following is a summary of the changes in revision 5.0 of this document.

- Updated [Table 1](#), page 4.
- Updated [Table 4](#), page 6 for  $T_J$  symbol information.
- Updated [Table 5](#), page 7 (SAR 63109).
- Updated [Table 9](#), page 10.
- Updated [Table 282](#), page 110 (SAR 62012).
- Added [Table 290](#), page 116 (SAR 64100).
- Added [Table 306](#), page 128, [Table 307](#), page 128 (SAR 50424).

## 1.8 Revision 4.0

The following is a summary of the changes in revision 4.0 of this document.

- Updated [Table 1](#), page 4. Changed the Status of 090 devices to "Production" (SAR 62750).
- Updated [Figure 10](#), page 70. Removed inverter bubble from DDR\_IN latch (SAR 61418).
- Updated [SerDes Electrical and Timing AC and DC Characteristics](#), page 121 (SAR 62836).

## 2.2 References

The following documents are recommended references:

- [PB0121: IGLOO2 Product Brief](#)
- [DS0124: IGLOO2 Pin Descriptions](#)
- [PB0115: SmartFusion2 SoC FPGA Product Brief](#)
- [DS0115: SmartFusion2 Pin Descriptions](#)

All product documentation for IGLOO2 and SmartFusion2 is available at:

<http://www.microsemi.com/products/fpga-soc/fpga/igloo2-fpga>

<http://www.microsemi.com/products/fpga-soc/soc-fpga/smartfusion2#overview>

## 2.3 Electrical Specifications

### 2.3.1 Operating Conditions

The following table lists the stress limits. Stress applied above the specified limit may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the recommended operating conditions specified in the following table are not implied.

**Table 3 • Absolute Maximum Ratings**

| Parameter                                                                                                  | Symbol                       | Min  | Max  | Unit |
|------------------------------------------------------------------------------------------------------------|------------------------------|------|------|------|
| DC core supply voltage. Must always power this pin.                                                        | V <sub>DD</sub>              | −0.3 | 1.32 | V    |
| Power supply for charge pumps (for normal operation and programming). Must always power this pin.          | V <sub>PP</sub>              | −0.3 | 3.63 | V    |
| Analog power pad for MDDR PLL                                                                              | MSS_MDDR_PLL_VDDA            | −0.3 | 3.63 | V    |
| Analog power pad for MDDR PLL                                                                              | HPMS_MDDR_PLL_VDDA           | −0.3 | 3.63 | V    |
| Analog power pad for FDDR PLL                                                                              | FDDR_PLL_VDDA                | −0.3 | 3.63 | V    |
| Analog power pad for MDDR PLL                                                                              | PLL0_PLL1_MSS_MDDR_VDDA      | −0.3 | 3.63 | V    |
| Analog power pad for MDDR PLL                                                                              | PLL0_PLL1_HPMS_MDDR_VDDA     | −0.3 | 3.63 | V    |
| Analog power pad for PLL0–5                                                                                | CCC_XX[01]_PLL_VDDA          | −0.3 | 3.63 | V    |
| High supply voltage for PLL SerDes[01]                                                                     | SERDES_[01]_PLL_VDDA         | −0.3 | 3.63 | V    |
| Analog power for SerDes[01] PLL lane0 to lane3. This is a 2.5 V SerDes internal PLL supply.                | SERDES_[01]_L[0123]_VDDAPLL  | −0.3 | 2.75 | V    |
| TX/RX analog I/O voltage. Low voltage power for the lanes of SerDesIF0. This is a 1.2 V SerDes PMA supply. | SERDES_[01]_L[0123]_VDDAIO   | −0.3 | 1.32 | V    |
| PCIe/PCS power supply                                                                                      | SERDES_[01]_VDD              | −0.3 | 1.32 | V    |
| DC FPGA I/O buffer supply voltage for MSIO I/O bank                                                        | V <sub>DDI<sub>x</sub></sub> | −0.3 | 3.63 | V    |
| DC FPGA I/O buffer supply voltage for MSIOD/DDRIO I/O banks                                                | V <sub>DDI<sub>x</sub></sub> | −0.3 | 2.75 | V    |
| I/O Input voltage for MSIO I/O bank                                                                        | V <sub>I</sub>               | −0.3 | 3.63 | V    |
| I/O Input voltage for MSIOD/DDRIO I/O bank                                                                 | V <sub>I</sub>               | −0.3 | 2.75 | V    |
| Analog sense circuit supply of embedded nonvolatile memory (eNVM). Must be shorted to V <sub>PP</sub> .    | V <sub>PPNVM</sub>           | −0.3 | 3.63 | V    |
| Storage temperature <sup>1</sup>                                                                           | T <sub>STG</sub>             | −65  | 150  | °C   |
| Junction temperature                                                                                       | T <sub>J</sub>               | −55  | 135  | °C   |

The following table lists the embedded operating flash limits.

**Table 6 • Embedded Operating Flash Limits**

| Product Grade | Element        | Programming Temperature                                                            | Maximum Operating Temperature                                                      | Programming Cycles                                                    | Retention (Biased/Unbiased) |
|---------------|----------------|------------------------------------------------------------------------------------|------------------------------------------------------------------------------------|-----------------------------------------------------------------------|-----------------------------|
| Commercial    | Embedded flash | Min $T_J = 0\text{ }^{\circ}\text{C}$<br>Max $T_J = 85\text{ }^{\circ}\text{C}$    | Min $T_J = 0\text{ }^{\circ}\text{C}$<br>Max $T_J = 85\text{ }^{\circ}\text{C}$    | < 1000 cycles per page,<br>up to two million cycles<br>per eNVM array | 20 years                    |
|               |                |                                                                                    | Min $T_J = 0\text{ }^{\circ}\text{C}$<br>Max $T_J = 85\text{ }^{\circ}\text{C}$    | < 10000 cycles per page,<br>up to 20 million cycles per<br>eNVM array | 10 years                    |
| Industrial    | Embedded flash | Min $T_J = -40\text{ }^{\circ}\text{C}$<br>Max $T_J = 100\text{ }^{\circ}\text{C}$ | Min $T_J = -40\text{ }^{\circ}\text{C}$<br>Max $T_J = 100\text{ }^{\circ}\text{C}$ | < 1000 cycles per page,<br>up to two million cycles<br>per eNVM array | 20 years                    |
|               |                |                                                                                    | Min $T_J = -40\text{ }^{\circ}\text{C}$<br>Max $T_J = 100\text{ }^{\circ}\text{C}$ | < 10000 cycles per page,<br>up to 20 million cycles per<br>eNVM array | 10 years                    |

**Note:** If your product qualification requires accelerated programming cycles, see [Microsemi SoC Products Quality and Reliability Report](#) about recommended methodologies.


**Table 7 • Device Storage Temperature and Retention**

| Product Grade | Storage Temperature ( $T_{stg}$ )                                                  | Retention |
|---------------|------------------------------------------------------------------------------------|-----------|
| Commercial    | Min $T_J = 0\text{ }^{\circ}\text{C}$<br>Max $T_J = 85\text{ }^{\circ}\text{C}$    | 20 years  |
| Industrial    | Min $T_J = -40\text{ }^{\circ}\text{C}$<br>Max $T_J = 100\text{ }^{\circ}\text{C}$ | 20 years  |

**Table 8 • High Temperature Data Retention (HTR) Lifetime**

| $T_J$ (C) | HTR Lifetime <sup>1</sup> (yrs) |
|-----------|---------------------------------|
| 90        | 20.5                            |
| 95        | 20.5                            |
| 100       | 20.5                            |
| 105       | 17.0                            |
| 110       | 15.0                            |
| 115       | 13.0                            |
| 120       | 11.5                            |
| 125       | 10.0                            |
| 130       | 8.0                             |
| 135       | 6.0                             |
| 140       | 4.5                             |
| 145       | 3.0                             |
| 150       | 1.5                             |

1. HTR Lifetime is the period during which a verify failure is not expected due to flash leakage.

**Figure 1 • High Temperature Data Retention (HTR)**

### 2.3.1.1 Overshoot/Undershoot Limits

For AC signals, the input signal may undershoot during transitions to  $-1.0$  V for no longer than 10% of the period. The current during the transition must not exceed 100 mA.

For AC signals, the input signal may overshoot during transitions to  $V_{CCI} + 1.0$  V for no longer than 10% of the period. The current during the transition must not exceed 100 mA.

**Note:** The above specifications do not apply to the PCI standard. The IGLOO2 and SmartFusion2 PCI I/Os are compliant with the PCI standard including the PCI overshoot/undershoot specifications.

### 2.3.1.2 Thermal Characteristics

The temperature variable in the Microsemi SoC Products Group Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption causes the chip's junction temperature to be higher than the ambient, case, or board temperatures.

EQ1 through EQ3 give the relationship between thermal resistance, temperature gradient, and power.

$$\theta_{JA} = \frac{T_J - T_A}{P} \quad \text{EQ 1}$$

$$\theta_{JB} = \frac{T_J - T_B}{P} \quad \text{EQ 2}$$

$$\theta_{JC} = \frac{T_J - T_C}{P} \quad \text{EQ 3}$$

**Table 48 • LVCMOS 2.5 V Transmitter Characteristics for MSIOD Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
|                        |              | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std  | -1                           | -Std  |      |
| 2 mA                   | Slow         | 2.206           | 2.596 | 2.678           | 3.15  | 2.64            | 3.106 | 4.935                        | 5.805 | 4.74                         | 5.576 | ns   |
| 4 mA                   | Slow         | 1.835           | 2.159 | 2.242           | 2.637 | 2.256           | 2.654 | 5.413                        | 6.368 | 5.15                         | 6.059 | ns   |
| 6 mA                   | Slow         | 1.709           | 2.01  | 2.132           | 2.508 | 2.167           | 2.549 | 5.813                        | 6.838 | 5.499                        | 6.469 | ns   |
| 8 mA                   | Slow         | 1.63            | 1.918 | 1.958           | 2.303 | 2.012           | 2.367 | 6.226                        | 7.324 | 5.816                        | 6.842 | ns   |
| 12 mA                  | Slow         | 1.648           | 1.939 | 1.86            | 2.187 | 1.921           | 2.259 | 6.519                        | 7.669 | 6.027                        | 7.09  | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

### 2.3.5.8 1.8 V LVCMOS

LVCMOS 1.8 is a general standard for 1.8 V applications and is supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs in compliance to the JEDEC specification JESD8-7A.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 49 • LVCMOS 1.8 V DC Recommended Operating Conditions**

| Parameter                                               | Symbol           | Min   | Typ | Max  | Unit |
|---------------------------------------------------------|------------------|-------|-----|------|------|
| <b>LVCMOS 1.8 V DC Recommended Operating Conditions</b> |                  |       |     |      |      |
| Supply voltage                                          | V <sub>DDI</sub> | 1.710 | 1.8 | 1.89 | V    |

**Table 50 • LVCMOS 1.8 V DC Input Voltage Specification**

| Parameter                                           | Symbol               | Min                     | Max                     | Unit |
|-----------------------------------------------------|----------------------|-------------------------|-------------------------|------|
| DC input logic high (for MSIOD and DDRIO I/O banks) | V <sub>IH</sub> (DC) | 0.65 × V <sub>DDI</sub> | 1.89                    | V    |
| DC input logic high (for MSIO I/O bank)             | V <sub>IH</sub> (DC) | 0.65 × V <sub>DDI</sub> | 3.45                    | V    |
| DC input logic low                                  | V <sub>IL</sub> (DC) | -0.3                    | 0.35 × V <sub>DDI</sub> | V    |
| Input current high <sup>1</sup>                     | I <sub>IH</sub> (DC) |                         |                         | –    |
| Input current low <sup>1</sup>                      | I <sub>IL</sub> (DC) |                         |                         | –    |

1. See Table 24, page 22.

**Table 51 • LVCMOS 1.8 V DC Output Voltage Specification**

| Parameter            | Symbol          | Min                     | Max  | Unit |
|----------------------|-----------------|-------------------------|------|------|
| DC output logic high | V <sub>OH</sub> | V <sub>DDI</sub> – 0.45 |      | V    |
| DC output logic low  | V <sub>OL</sub> |                         | 0.45 | V    |

**Table 52 • LVCMOS 1.8 V Minimum and Maximum AC Switching Speed**

| Parameter                                           | Symbol           | Max | Unit | Conditions                                 |
|-----------------------------------------------------|------------------|-----|------|--------------------------------------------|
| Maximum data rate (for DDRIO I/O bank) <sup>1</sup> | D <sub>MAX</sub> | 400 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIO I/O bank)               | D <sub>MAX</sub> | 295 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIOD I/O bank) <sup>1</sup> | D <sub>MAX</sub> | 400 | Mbps | AC loading: 17 pF load, maximum drive/slew |

1. Maximum Data Rate applies for Drive Strength 8 mA and above, All Slews.



**Table 82 • LVCMOS 1.2 V Receiver Characteristics for MSIOD I/O Bank (Input Buffers)**

| On-Die Termination (ODT) | T <sub>py</sub> |       | T <sub>pys</sub> |       | Unit |
|--------------------------|-----------------|-------|------------------|-------|------|
|                          | -1              | -Std  | -1               | -Std  |      |
| None                     | 4.154           | 4.887 | 4.114            | 4.84  | ns   |
| 50                       | 6.918           | 8.139 | 6.806            | 8.008 | ns   |
| 75                       | 5.613           | 6.603 | 5.533            | 6.509 | ns   |
| 150                      | 4.716           | 5.549 | 4.657            | 5.479 | ns   |

**Table 83 • LVCMOS 1.2 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
|                        |              | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std  | -1                           | -Std  |      |
| 2 mA                   | Slow         | 6.713           | 7.897 | 5.362           | 6.308 | 6.723           | 7.909 | 7.233                        | 8.51  | 6.375                        | 7.499 | ns   |
|                        | Medium       | 5.912           | 6.955 | 4.616           | 5.43  | 5.915           | 6.959 | 6.887                        | 8.102 | 6.009                        | 7.069 | ns   |
|                        | Medium fast  | 5.5             | 6.469 | 4.231           | 4.978 | 5.5             | 6.471 | 6.672                        | 7.849 | 5.835                        | 6.865 | ns   |
|                        | Fast         | 5.462           | 6.426 | 4.194           | 4.935 | 5.463           | 6.427 | 6.646                        | 7.819 | 5.828                        | 6.857 | ns   |
| 4 mA                   | Slow         | 6.109           | 7.186 | 4.708           | 5.539 | 6.098           | 7.174 | 8.005                        | 9.418 | 7.033                        | 8.274 | ns   |
|                        | Medium       | 5.355           | 6.299 | 4.034           | 4.746 | 5.338           | 6.28  | 7.637                        | 8.985 | 6.672                        | 7.849 | ns   |
|                        | Medium fast  | 4.953           | 5.826 | 3.685           | 4.336 | 4.932           | 5.802 | 7.44                         | 8.752 | 6.499                        | 7.646 | ns   |
|                        | Fast         | 4.911           | 5.777 | 3.658           | 4.303 | 4.89            | 5.754 | 7.427                        | 8.737 | 6.488                        | 7.632 | ns   |
| 6 mA                   | Slow         | 5.89            | 6.929 | 4.506           | 5.301 | 5.874           | 6.911 | 8.337                        | 9.808 | 7.315                        | 8.605 | ns   |
|                        | Medium       | 5.176           | 6.089 | 3.862           | 4.543 | 5.155           | 6.065 | 7.986                        | 9.394 | 6.943                        | 8.168 | ns   |
|                        | Medium fast  | 4.792           | 5.637 | 3.523           | 4.145 | 4.765           | 5.606 | 7.808                        | 9.186 | 6.775                        | 7.97  | ns   |
|                        | Fast         | 4.754           | 5.593 | 3.486           | 4.101 | 4.728           | 5.563 | 7.777                        | 9.149 | 6.769                        | 7.963 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 84 • LVCMOS 1.2 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |        | T <sub>LZ</sub> <sup>1</sup> |        | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|--------|------------------------------|--------|------|
|                        |              | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std   | -1                           | -Std   |      |
| 2 mA                   | Slow         | 6.746           | 7.937 | 7.458           | 8.774 | 8.172           | 9.614 | 9.867                        | 11.608 | 8.393                        | 9.874  | ns   |
| 4 mA                   | Slow         | 7.068           | 8.315 | 6.678           | 7.857 | 7.474           | 8.793 | 10.986                       | 12.924 | 9.043                        | 10.638 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 128 • DDR2/SSTL18 Transmitter Characteristics (Output and Tristate Buffers)**

|                                      | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> |       | T <sub>LZ</sub> |       | Unit |
|--------------------------------------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|------|
|                                      | −1              | −Std  | −1              | −Std  | −1              | −Std  | −1              | −Std  | −1              | −Std  |      |
| SSTL18 Class I (for DDRIO I/O Bank)  |                 |       |                 |       |                 |       |                 |       |                 |       |      |
| Single-ended                         | 2.383           | 2.804 | 2.23            | 2.623 | 2.229           | 2.622 | 2.202           | 2.591 | 2.201           | 2.59  | ns   |
| Differential                         | 2.413           | 2.84  | 2.797           | 3.29  | 2.797           | 3.29  | 2.282           | 2.685 | 2.282           | 2.685 | ns   |
| SSTL18 Class II (for DDRIO I/O Bank) |                 |       |                 |       |                 |       |                 |       |                 |       |      |
| Single-ended                         | 2.281           | 2.683 | 2.196           | 2.584 | 2.195           | 2.583 | 2.171           | 2.555 | 2.17            | 2.554 | ns   |
| Differential                         | 2.315           | 2.724 | 2.698           | 3.173 | 2.698           | 3.173 | 2.242           | 2.639 | 2.242           | 2.639 | ns   |

**2.3.6.5 Stub-Series Terminated Logic 1.5 V (SSTL15)**

SSTL15 Class I and Class II are supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs, and also comply with the reduced and full drive double data rate (DDR3) standard. IGLOO2 FPGA and SmartFusion2 SoC FPGA I/Os supports both standards for single-ended signaling and differential signaling for SSTL18. This standard requires a differential amplifier input buffer and a push-pull output buffer.

**Minimum and Maximum DC/AC Input and Output Levels Specification**

The following table lists the SSTL15 DC voltage specifications for DDRIO bank.

**Table 129 • SSTL15 DC Recommended DC Operating Conditions (for DDRIO I/O Bank Only)**

| Parameter               | Symbol    | Min   | Typ   | Max   | Unit |
|-------------------------|-----------|-------|-------|-------|------|
| Supply voltage          | $V_{DDI}$ | 1.425 | 1.5   | 1.575 | V    |
| Termination voltage     | $V_{TT}$  | 0.698 | 0.750 | 0.803 | V    |
| Input reference voltage | $V_{REF}$ | 0.698 | 0.750 | 0.803 | V    |

**Table 130 • SSTL15 DC Input Voltage Specification (for DDRIO I/O Bank Only)**

| Parameter                       | Symbol       | Min             | Max             | Unit |
|---------------------------------|--------------|-----------------|-----------------|------|
| DC input logic high             | $V_{IH}(DC)$ | $V_{REF} + 0.1$ | 1.575           | V    |
| DC input logic low              | $V_{IL}(DC)$ | -0.3            | $V_{REF} - 0.1$ | V    |
| Input current high <sup>1</sup> | $I_{IH}(DC)$ |                 |                 |      |
| Input current low <sup>1</sup>  | $I_{IL}(DC)$ |                 |                 |      |

1. See Table 24, page 22.

### 2.3.6.6 Low Power Double Data Rate (LPDDR)

LPDDR reduced and full drive low power double data rate standards are supported in IGLOO2 FPGA and SmartFusion2 SoC FPGA I/Os. This standard requires a differential amplifier input buffer and a push-pull output buffer.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 139 • LPDDR DC Recommended DC Operating Conditions**

| Parameter               | Symbol    | Min   | Typ   | Max   |
|-------------------------|-----------|-------|-------|-------|
| Supply voltage          | $V_{DDI}$ | 1.71  | 1.8   | 1.89  |
| Termination voltage     | $V_{TT}$  | 0.838 | 0.900 | 0.964 |
| Input reference voltage | $V_{REF}$ | 0.838 | 0.900 | 0.964 |

**Table 140 • LPDDR DC Input Voltage Specification**

| Parameter                       | Symbol        | Min                  | Max                  |
|---------------------------------|---------------|----------------------|----------------------|
| DC input logic high             | $V_{IH}$ (DC) | $0.7 \times V_{DDI}$ | 1.89                 |
| DC input logic low              | $V_{IL}$ (DC) | -0.3                 | $0.3 \times V_{DDI}$ |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |                      |                      |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |                      |                      |

1. See Table 24, page 22.

**Table 141 • LPDDR DC Output Voltage Specification Reduced Drive**

| Parameter                        | Symbol               | Min                  | Max                  |
|----------------------------------|----------------------|----------------------|----------------------|
| DC output logic high             | $V_{OH}$             | $0.9 \times V_{DDI}$ |                      |
| DC output logic low              | $V_{OL}$             |                      | $0.1 \times V_{DDI}$ |
| Output minimum source DC current | $I_{OH}$ at $V_{OH}$ | 0.1                  |                      |
| Output minimum sink current      | $I_{OL}$ at $V_{OL}$ | -0.1                 |                      |

**Table 142 • LPDDR DC Output Voltage Specification Full Drive<sup>1</sup>**

| Parameter                        | Symbol               | Min                  | Max                  |
|----------------------------------|----------------------|----------------------|----------------------|
| DC output logic high             | $V_{OH}$             | $0.9 \times V_{DDI}$ |                      |
| DC output logic low              | $V_{OL}$             |                      | $0.1 \times V_{DDI}$ |
| Output minimum source DC current | $I_{OH}$ at $V_{OH}$ | 0.1                  |                      |
| Output minimum sink current      | $I_{OL}$ at $V_{OL}$ | -0.1                 |                      |

1. To meet JEDEC Electrical Compliance, use LPDDR Full Drive Transmitter.

**Table 143 • LPDDR DC Differential Voltage Specification**

| Parameter                     | Symbol        | Min                  |
|-------------------------------|---------------|----------------------|
| DC input differential voltage | $V_{ID}$ (DC) | $0.4 \times V_{DDI}$ |

### 2.3.7.5 RSDS

Reduced Swing Differential Signaling (RSDS) is similar to an LVDS high-speed interface using differential signaling. RSDS has a similar implementation to LVDS devices and is only intended for point-to-point applications.

#### Minimum and Maximum Input and Output Levels

**Table 203 • RSDS Recommended DC Operating Conditions**

| Parameter      | Symbol    | Min   | Typ | Max   | Unit |
|----------------|-----------|-------|-----|-------|------|
| Supply voltage | $V_{DDI}$ | 2.375 | 2.5 | 2.625 | V    |

**Table 204 • RSDS DC Input Voltage Specification**

| Parameter        | Symbol | Min | Max   | Unit |
|------------------|--------|-----|-------|------|
| DC input voltage | $V_I$  | 0   | 2.925 | V    |

**Table 205 • RSDS DC Output Voltage Specification**

| Parameter            | Symbol   | Min  | Typ   | Max  | Unit |
|----------------------|----------|------|-------|------|------|
| DC output logic high | $V_{OH}$ | 1.25 | 1.425 | 1.6  | V    |
| DC output logic low  | $V_{OL}$ | 0.9  | 1.075 | 1.25 | V    |

**Table 206 • RSDS Differential Voltage Specification**

| Parameter                         | Symbol    | Min | Max | Unit |
|-----------------------------------|-----------|-----|-----|------|
| Differential output voltage swing | $V_{OD}$  | 100 | 600 | mV   |
| Output common mode voltage        | $V_{OCM}$ | 0.5 | 1.5 | V    |
| Input common mode voltage         | $V_{ICM}$ | 0.3 | 1.5 | V    |
| Input differential voltage        | $V_{ID}$  | 100 | 600 | mV   |

**Table 207 • RSDS Minimum and Maximum AC Switching Speed**

| Parameter                              | Symbol    | Max | Unit | Conditions                                        |
|----------------------------------------|-----------|-----|------|---------------------------------------------------|
| Maximum data rate (for MSIO I/O bank)  | $D_{MAX}$ | 520 | Mbps | AC loading: 2 pF / 100 $\Omega$ differential load |
| Maximum data rate (for MSIOD I/O bank) | $D_{MAX}$ | 700 | Mbps | AC loading: 2 pF / 100 $\Omega$ differential load |

**Table 208 • RSDS AC Impedance Specifications**

| Parameter              | Symbol | Typ | Unit     |
|------------------------|--------|-----|----------|
| Termination resistance | $R_T$  | 100 | $\Omega$ |

**Table 209 • RSDS AC Test Parameter Specifications**

| Parameter                                                                        | Symbol     | Typ         | Unit     |
|----------------------------------------------------------------------------------|------------|-------------|----------|
| Measuring/trip point for data path                                               | $V_{TRIP}$ | Cross point | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K          | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5           | pF       |

### AC Switching Characteristics

Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$ .

**Table 210 • RSDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)**

| On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|--------------------------|----------|-------|------|
|                          | -1       | -Std  |      |
| None                     | 2.855    | 3.359 | ns   |
| 100                      | 2.85     | 3.353 | ns   |

**Table 211 • RSDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers)**

| On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|--------------------------|----------|-------|------|
|                          | -1       | -Std  |      |
| None                     | 2.602    | 3.061 | ns   |
| 100                      | 2.597    | 3.055 | ns   |

**Table 212 • RSDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)**

| $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |      | Unit |
|----------|-------|----------|-------|----------|-------|----------|-------|----------|------|------|
| -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std |      |
| 2.097    | 2.467 | 2.303    | 2.709 | 2.291    | 2.695 | 1.961    | 2.307 | 1.947    | 2.29 | ns   |

**Table 213 • RSDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers)**

|                  | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|------------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|                  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| No pre-emphasis  | 1.614    | 1.899 | 1.559    | 1.834 | 1.55     | 1.823 | 1.59     | 1.87  | 1.575    | 1.852 | ns   |
| Min pre-emphasis | 1.604    | 1.887 | 1.742    | 2.05  | 1.728    | 2.032 | 1.889    | 2.222 | 1.858    | 2.185 | ns   |
| Med pre-emphasis | 1.521    | 1.79  | 1.753    | 2.062 | 1.737    | 2.043 | 1.9      | 2.235 | 1.868    | 2.197 | ns   |
| Max pre-emphasis | 1.492    | 1.754 | 1.762    | 2.073 | 1.745    | 2.052 | 1.91     | 2.247 | 1.876    | 2.206 | ns   |

#### 2.3.7.6 LVPECL

Low-Voltage Positive Emitter-Coupled Logic (LVPECL) is another differential I/O standard. It requires that one data bit be carried through two signal lines. Similar to LVDS, two pins are needed. It also requires external resistor termination. IGLOO2 and SmartFusion2 SoC FPGAs support only LVPECL receivers and do not support LVPECL transmitters.

#### Minimum and Maximum Input and Output Levels (Applicable to MSIO I/O Bank Only)

**Table 214 • LVPECL Recommended DC Operating Conditions**

| Parameter      | Symbol    | Min  | Typ | Max  | Unit |
|----------------|-----------|------|-----|------|------|
| Supply voltage | $V_{DDI}$ | 3.15 | 3.3 | 3.45 | V    |

The following table lists the input data register propagation delays in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .


**Table 219 • Input Data Register Propagation Delays**

| Parameter                                                    | Symbol        | Measuring Nodes (from, to) <sup>1</sup> | -1    | -Std  | Unit |
|--------------------------------------------------------------|---------------|-----------------------------------------|-------|-------|------|
| Bypass delay of the input register                           | $T_{IBYP}$    | F, G                                    | 0.353 | 0.415 | ns   |
| Clock-to-Q of the input register                             | $T_{ICLKQ}$   | E, G                                    | 0.16  | 0.188 | ns   |
| Data setup time for the input register                       | $T_{ISUD}$    | A, E                                    | 0.357 | 0.421 | ns   |
| Data hold time for the input register                        | $T_{IHD}$     | A, E                                    | 0     | 0     | ns   |
| Enable setup time for the input register                     | $T_{ISUE}$    | B, E                                    | 0.46  | 0.542 | ns   |
| Enable hold time for the input register                      | $T_{IHE}$     | B, E                                    | 0     | 0     | ns   |
| Synchronous load setup time for the input register           | $T_{ISUSL}$   | D, E                                    | 0.46  | 0.542 | ns   |
| Synchronous load hold time for the input register            | $T_{IHSL}$    | D, E                                    | 0     | 0     | ns   |
| Asynchronous clear-to-Q of the input register (ADn=1)        | $T_{IALN2Q}$  | C, G                                    | 0.625 | 0.735 | ns   |
| Asynchronous preset-to-Q of the input register (ADn=0)       |               | C, G                                    | 0.587 | 0.69  | ns   |
| Asynchronous load removal time for the input register        | $T_{IREMALN}$ | C, E                                    | 0     | 0     | ns   |
| Asynchronous load recovery time for the input register       | $T_{IRECALN}$ | C, E                                    | 0.074 | 0.087 | ns   |
| Asynchronous load minimum pulse width for the input register | $T_{IWALN}$   | C, C                                    | 0.304 | 0.357 | ns   |
| Clock minimum pulse width high for the input register        | $T_{ICKMPWH}$ | E, E                                    | 0.075 | 0.088 | ns   |
| Clock minimum pulse width low for the input register         | $T_{ICKMPWL}$ | E, E                                    | 0.159 | 0.187 | ns   |

1. For the derating values at specific junction temperature and voltage supply levels, see [Table 16](#), page 14 for derating values.

### 2.3.8.2 Output/Enable Register

**Figure 8 • Timing Model for Output/Enable Register**



**Table 221 • Input DDR Propagation Delays (continued)**

| Symbol                  | Description                                         | Measuring Nodes<br>(from, to) | -1    | -Std  | Unit |
|-------------------------|-----------------------------------------------------|-------------------------------|-------|-------|------|
| T <sub>DDRIWAL</sub>    | Asynchronous load minimum pulse width for input DDR | F, F                          | 0.304 | 0.357 | ns   |
| T <sub>DDRICKMPWH</sub> | Clock minimum pulse width high for input DDR        | B, B                          | 0.075 | 0.088 | ns   |
| T <sub>DDRICKMPWL</sub> | Clock minimum pulse width low for input DDR         | B, B                          | 0.159 | 0.187 | ns   |



**Table 239 •  $\mu$ SRAM (RAM128x9) in 128 × 9 Mode (continued)**

| Parameter                                                                             | Symbol         | –1     |       | –Std   |       | Unit |
|---------------------------------------------------------------------------------------|----------------|--------|-------|--------|-------|------|
|                                                                                       |                | Min    | Max   | Min    | Max   |      |
| Read asynchronous reset removal time (pipelined clock)                                | $T_{RSTREM}$   | –0.023 |       | –0.027 |       | ns   |
| Read asynchronous reset removal time (non-pipelined clock)                            |                | 0.046  |       | 0.054  |       | ns   |
| Read asynchronous reset recovery time (pipelined clock)                               | $T_{RSTREC}$   | 0.507  |       | 0.597  |       | ns   |
| Read asynchronous reset recovery time (non-pipelined clock)                           |                | 0.236  |       | 0.278  |       | ns   |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | $T_{R2Q}$      |        | 0.835 |        | 0.982 | ns   |
| Read synchronous reset setup time                                                     | $T_{SRSTSU}$   | 0.271  |       | 0.319  |       | ns   |
| Read synchronous reset hold time                                                      | $T_{SRSTHD}$   | 0.061  |       | 0.071  |       | ns   |
| Write clock period                                                                    | $T_{CCY}$      | 4      |       | 4      |       | ns   |
| Write clock minimum pulse width high                                                  | $T_{CCLKMPWH}$ | 1.8    |       | 1.8    |       | ns   |
| Write clock minimum pulse width low                                                   | $T_{CCLKMPWL}$ | 1.8    |       | 1.8    |       | ns   |
| Write block setup time                                                                | $T_{BLKCSU}$   | 0.404  |       | 0.476  |       | ns   |
| Write block hold time                                                                 | $T_{BLKCHD}$   | 0.007  |       | 0.008  |       | ns   |
| Write input data setup time                                                           | $T_{DINCSU}$   | 0.115  |       | 0.135  |       | ns   |
| Write input data hold time                                                            | $T_{DINCHD}$   | 0.15   |       | 0.177  |       | ns   |
| Write address setup time                                                              | $T_{ADDRCSU}$  | 0.088  |       | 0.104  |       | ns   |
| Write address hold time                                                               | $T_{ADDRCHD}$  | 0.128  |       | 0.15   |       | ns   |
| Write enable setup time                                                               | $T_{WECSU}$    | 0.397  |       | 0.467  |       | ns   |
| Write enable hold time                                                                | $T_{WECHD}$    | –0.026 |       | –0.03  |       | ns   |
| Maximum frequency                                                                     | $F_{MAX}$      |        | 250   |        | 250   | MHz  |

The following table lists the  $\mu$ SRAM in 128 × 8 mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 240 •  $\mu$ SRAM (RAM128x8) in 128 × 8 Mode**

| Parameter                                    | Symbol          | –1    |       | –Std  |       | Unit |
|----------------------------------------------|-----------------|-------|-------|-------|-------|------|
|                                              |                 | Min   | Max   | Min   | Max   |      |
| Read clock period                            | $T_{CY}$        | 4     |       | 4     |       | ns   |
| Read clock minimum pulse width high          | $T_{CLKMPWH}$   | 1.8   |       | 1.8   |       | ns   |
| Read clock minimum pulse width low           | $T_{CLKMPWL}$   | 1.8   |       | 1.8   |       | ns   |
| Read pipeline clock period                   | $T_{PLCY}$      | 4     |       | 4     |       | ns   |
| Read pipeline clock minimum pulse width high | $T_{PLCLKMPWH}$ | 1.8   |       | 1.8   |       | ns   |
| Read pipeline clock minimum pulse width low  | $T_{PLCLKMPWL}$ | 1.8   |       | 1.8   |       | ns   |
| Read access time with pipeline register      | $T_{CLK2Q}$     |       | 0.266 |       | 0.313 | ns   |
| Read access time without pipeline register   |                 |       | 1.677 |       | 1.973 | ns   |
| Read address setup time in synchronous mode  | $T_{ADDRSU}$    | 0.301 |       | 0.354 |       | ns   |
| Read address setup time in asynchronous mode |                 | 1.856 |       | 2.184 |       | ns   |

## 2.3.21 Clock Conditioning Circuits (CCC)

The following table lists the CCC/PLL specifications in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 282 • IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Specification**

| Parameter                                                      | Min   | Typ | Max  | Unit          | Conditions                                                                  |
|----------------------------------------------------------------|-------|-----|------|---------------|-----------------------------------------------------------------------------|
| Clock conditioning circuitry input frequency $F_{IN\_CCC}$     | 1     |     | 200  | MHz           | All CCC                                                                     |
|                                                                | 0.032 |     | 200  | MHz           | 32 kHz capable CCC                                                          |
| Clock conditioning circuitry output frequency $F_{OUT\_CCC}^1$ | 0.078 |     | 400  | MHz           |                                                                             |
| PLL VCO frequency <sup>2</sup>                                 | 500   |     | 1000 | MHz           |                                                                             |
| Delay increments in programmable delay blocks                  |       | 75  | 100  | ps            |                                                                             |
| Number of programmable values in each programmable delay block |       |     | 64   |               |                                                                             |
| Acquisition time                                               |       | 70  | 100  | $\mu\text{s}$ | $F_{IN} \geq 1\text{ MHz}$                                                  |
|                                                                |       | 1   | 16   | ms            | $F_{IN} = 32\text{ kHz}$                                                    |
| Input duty cycle (reference clock)                             |       |     |      |               | Internal Feedback                                                           |
|                                                                | 10    |     | 90   | %             | $1\text{ MHz} \leq F_{IN\_CCC} \leq 25\text{ MHz}$                          |
|                                                                | 25    |     | 75   | %             | $25\text{ MHz} \leq F_{IN\_CCC} \leq 100\text{ MHz}$                        |
|                                                                | 35    |     | 65   | %             | $100\text{ MHz} \leq F_{IN\_CCC} \leq 150\text{ MHz}$                       |
|                                                                | 45    |     | 55   | %             | $150\text{ MHz} \leq F_{IN\_CCC} \leq 200\text{ MHz}$                       |
|                                                                |       |     |      |               | External Feedback (CCC, FPGA, Off-chip)                                     |
|                                                                | 25    |     | 75   | %             | $1\text{ MHz} \leq F_{IN\_CCC} \leq 25\text{ MHz}$                          |
|                                                                | 35    |     | 65   | %             | $25\text{ MHz} \leq F_{IN\_CCC} \leq 35\text{ MHz}$                         |
|                                                                | 45    |     | 55   | %             | $35\text{ MHz} \leq F_{IN\_CCC} \leq 50\text{ MHz}$                         |
|                                                                |       |     |      |               |                                                                             |
| Output duty cycle                                              | 48    |     | 52   | %             | 050 devices $F_{OUT} \leq 400\text{ MHz}$                                   |
|                                                                | 48    |     | 52   | %             | 005, 010, and 025 devices $F_{OUT} < 350\text{ MHz}$                        |
|                                                                | 46    |     | 54   | %             | 005, 010, and 025 devices $350\text{ MHz} \leq F_{OUT} \leq 400\text{ MHz}$ |
|                                                                | 48    |     | 52   | %             | 060 and 090 devices $F_{OUT} \leq 100\text{ MHz}$                           |
|                                                                | 44    |     | 52   | %             | 060 and 090 devices $100\text{ MHz} \leq F_{OUT} \leq 400\text{ MHz}$       |
|                                                                | 48    |     | 52   | %             | 150 devices $F_{OUT} \leq 120\text{ MHz}$                                   |
|                                                                | 45    |     | 52   | %             | 150 devices $120\text{ MHz} \leq F_{OUT} \leq 400\text{ MHz}$               |
| <b>Spread Spectrum Characteristics</b>                         |       |     |      |               |                                                                             |
| Modulation frequency range                                     | 25    | 35  | 50   | k             |                                                                             |
| Modulation depth range                                         | 0     |     | 1.5  | %             |                                                                             |
| Modulation depth control                                       |       | 0.5 |      | %             |                                                                             |

## 2.3.22 JTAG


**Table 284 • JTAG 1532 for 005, 010, 025, and 050 Devices**

| Parameter                   | Symbol        | 005   |       | 010   |       | 025   |       | 050   |       | Unit |
|-----------------------------|---------------|-------|-------|-------|-------|-------|-------|-------|-------|------|
|                             |               | -1    | -Std  | -1    | -Std  | -1    | -Std  | -1    | -Std  |      |
| Clock to Q (data out)       | $T_{TCK2Q}$   | 7.47  | 8.79  | 7.73  | 9.09  | 7.75  | 9.12  | 7.89  | 9.28  | ns   |
| Reset to Q (data out)       | $T_{RSTB2Q}$  | 7.65  | 9     | 6.43  | 7.56  | 6.13  | 7.21  | 7.40  | 8.70  | ns   |
| Test data input setup time  | $T_{DISU}$    | -1.05 | -0.89 | -0.69 | -0.59 | -0.67 | -0.57 | -0.30 | -0.25 | ns   |
| Test data input hold time   | $T_{DIHD}$    | 2.38  | 2.8   | 2.38  | 2.8   | 2.42  | 2.85  | 2.09  | 2.45  | ns   |
| Test mode select setup time | $T_{TMSSU}$   | -0.73 | -0.62 | -1.03 | -1.21 | -1.1  | -0.94 | 0.28  | 0.33  | ns   |
| Test mode select hold time  | $T_{TMDHD}$   | 1.36  | 1.6   | 1.43  | 1.68  | 1.93  | 2.27  | 0.16  | 0.19  | ns   |
| ResetB removal time         | $T_{TRSTREM}$ | -0.77 | -0.65 | -1.08 | -0.92 | -1.33 | -1.13 | -0.45 | -0.38 | ns   |
| ResetB recovery time        | $T_{TRSTREC}$ | -0.76 | -0.65 | -1.07 | -0.91 | -1.34 | -1.14 | -0.45 | -0.38 | ns   |
| TCK maximum frequency       | $F_{TCKMAX}$  | 25    | 21.25 | 25    | 21.25 | 25    | 21.25 | 25.00 | 21.25 | MHz  |

**Table 285 • JTAG 1532 for 060, 090, and 150 Devices**

| Parameter                   | Symbol        | 060   |       | 090   |       | 150   |       | Unit |
|-----------------------------|---------------|-------|-------|-------|-------|-------|-------|------|
|                             |               | -1    | -Std  | -1    | -Std  | -1    | -Std  |      |
| Clock to Q (data out)       | $T_{TCK2Q}$   | 8.38  | 9.86  | 8.96  | 10.54 | 8.66  | 10.19 | ns   |
| Reset to Q (data out)       | $T_{RSTB2Q}$  | 8.54  | 10.04 | 7.75  | 9.12  | 8.79  | 10.34 | ns   |
| Test data input setup time  | $T_{DISU}$    | -1.18 | -1    | -1.31 | -1.11 | -0.96 | -0.82 | ns   |
| Test data input hold time   | $T_{DIHD}$    | 2.52  | 2.97  | 2.68  | 3.15  | 2.57  | 3.02  | ns   |
| Test mode select setup time | $T_{TMSSU}$   | -0.97 | -0.83 | -1.02 | -0.87 | -0.53 | -0.45 | ns   |
| Test mode select hold time  | $T_{TMDHD}$   | 1.7   | 2     | 1.67  | 1.96  | 1.02  | 1.2   | ns   |
| ResetB removal time         | $T_{TRSTREM}$ | -1.21 | -1.03 | -0.76 | -0.65 | -1.03 | -0.88 | ns   |
| ResetB recovery time        | $T_{TRSTREC}$ | -1.21 | -1.03 | -0.77 | -0.65 | -1.03 | -0.88 | ns   |
| TCK maximum frequency       | $F_{TCKMAX}$  | 25    | 21.25 | 25    | 21.25 | 25    | 21.25 | MHz  |

## 2.3.23 System Controller SPI Characteristics


**Figure 17 • Power-up to Functional Timing Diagram for SmartFusion2**

The following table lists the IGLOO2 power-up to functional times in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 289 • Power-up to Functional Times for IGLOO2**

|                      |                  |                         |                                                          | Maximum Power-up to Functional Time for IGLOO2 (uS) |      |      |      |      |      |      |
|----------------------|------------------|-------------------------|----------------------------------------------------------|-----------------------------------------------------|------|------|------|------|------|------|
| Symbol               | From             | To                      | Description                                              | 005                                                 | 010  | 025  | 050  | 060  | 090  | 150  |
| T <sub>POR2OUT</sub> | POWER_ON_RESET_N | Output available at I/O | Fabric to output                                         | 114                                                 | 114  | 114  | 113  | 114  | 114  | 114  |
| T <sub>VDD2OUT</sub> | V <sub>DD</sub>  | Output available at I/O | V <sub>DD</sub> at its minimum threshold level to output | 2587                                                | 2600 | 2607 | 2558 | 2591 | 2600 | 2699 |
| T <sub>VDD2POR</sub> | V <sub>DD</sub>  | POWER_ON_RESET_N        | V <sub>DD</sub> at its minimum threshold level to fabric | 2474                                                | 2486 | 2493 | 2445 | 2477 | 2486 | 2585 |
| T <sub>VDD2WPU</sub> | DEVRST_N         | DDRIO Inbuf weak pull   | DEVRST_N to Inbuf weak pull                              | 2500                                                | 2487 | 2509 | 2475 | 2507 | 2519 | 2617 |
|                      | DEVRST_N         | MSIO Inbuf weak pull    | DEVRST_N to Inbuf weak pull                              | 2504                                                | 2491 | 2510 | 2478 | 2517 | 2525 | 2620 |
|                      | DEVRST_N         | MSIOD Inbuf weak pull   | DEVRST_N to Inbuf weak pull                              | 2479                                                | 2468 | 2493 | 2458 | 2486 | 2499 | 2595 |

**Note:** For more information about power-up times, see [UG0448: IGLOO2 FPGA High Performance Memory Subsystem User Guide](#).

**Figure 22 • SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1)**

## 2.3.32 CAN Controller Characteristics

The following table lists the CAN controller characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 306 • CAN Controller Characteristics**

| Parameter               | Description                                      | –1   | –Std | Unit |
|-------------------------|--------------------------------------------------|------|------|------|
| FCANREFCLK <sup>1</sup> | Internally sourced CAN reference clock frequency | 160  | 136  | MHz  |
| BAUDCANMAX              | Maximum CAN performance baud rate                | 1    | 1    | Mbps |
| BAUDCANMIN              | Minimum CAN performance baud rate                | 0.05 | 0.05 | Mbps |

1. PCLK to CAN controller must be a multiple of 8 MHz.

## 2.3.33 USB Characteristics

The following table lists the USB characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 307 • USB Characteristics**

| Parameter  | Description                                      | –1    | –Std  | Unit |
|------------|--------------------------------------------------|-------|-------|------|
| FUSBREFCLK | Internally sourced USB reference clock frequency | 166   | 142   | MHz  |
| TUSBCLK    | USB clock period                                 | 16.66 | 16.66 | ns   |
| TUSBPD     | Clock to USB data propagation delay              | 9.0   | 9.0   | ns   |
| TUSBSU     | Setup time for USB data                          | 6.0   | 6.0   | ns   |
| TUSBHD     | Hold time for USB data                           | 0     | 0     | ns   |