

Welcome to [E-XFL.COM](#)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	56340
Total RAM Bits	1869824
Number of I/O	267
Number of Gates	-
Voltage - Supply	1.14V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	484-BGA
Supplier Device Package	484-FPBGA (23x23)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/m2gl050-fgg484i">https://www.e-xfl.com/product-detail/microchip-technology/m2gl050-fgg484i</a>

## 2.2 References

The following documents are recommended references:

- *PB0121: IGLOO2 Product Brief*
- *DS0124: IGLOO2 Pin Descriptions*
- *PB0115: SmartFusion2 SoC FPGA Product Brief*
- *DS0115: SmartFusion2 Pin Descriptions*

All product documentation for IGLOO2 and SmartFusion2 is available at:

<http://www.microsemi.com/products/fpga-soc/fpga/igloo2-fpga>

<http://www.microsemi.com/products/fpga-soc/soc-fpga/smartfusion2#overview>

## 2.3 Electrical Specifications

### 2.3.1 Operating Conditions

The following table lists the stress limits. Stress applied above the specified limit may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the recommended operating conditions specified in the following table are not implied.

**Table 3 • Absolute Maximum Ratings**

Parameter	Symbol	Min	Max	Unit
DC core supply voltage. Must always power this pin.	$V_{DD}$	-0.3	1.32	V
Power supply for charge pumps (for normal operation and programming). Must always power this pin.	$V_{PP}$	-0.3	3.63	V
Analog power pad for MDDR PLL	MSS_MDDR_PLL_VDDA	-0.3	3.63	V
Analog power pad for MDDR PLL	HPMS_MDDR_PLL_VDDA	-0.3	3.63	V
Analog power pad for FDDR PLL	FDDR_PLL_VDDA	-0.3	3.63	V
Analog power pad for MDDR PLL	PLL0_PLL1_MSS_MDDR_VDDA	-0.3	3.63	V
Analog power pad for MDDR PLL	PLL0_PLL1_HPMS_MDDR_VDDA	-0.3	3.63	V
Analog power pad for PLL0–5	CCC_XX[01]_PLL_VDDA	-0.3	3.63	V
High supply voltage for PLL SerDes[01]	SERDES_[01]_PLL_VDDA	-0.3	3.63	V
Analog power for SerDes[01] PLL lane0 to lane3. This is a 2.5 V SerDes internal PLL supply.	SERDES_[01]_L[0123]_VDDAPLL	-0.3	2.75	V
TX/RX analog I/O voltage. Low voltage power for the lanes of SerDesI0. This is a 1.2 V SerDes PMA supply.	SERDES_[01]_L[0123]_VDDAIO	-0.3	1.32	V
PCIe/PCS power supply	SERDES_[01]_VDD	-0.3	1.32	V
DC FPGA I/O buffer supply voltage for MSIO I/O bank	$V_{DDIx}$	-0.3	3.63	V
DC FPGA I/O buffer supply voltage for MSIOD/DDRIO I/O banks	$V_{DDIx}$	-0.3	2.75	V
I/O Input voltage for MSIO I/O bank	$V_I$	-0.3	3.63	V
I/O Input voltage for MSIOD/DDRIO I/O bank	$V_I$	-0.3	2.75	V
Analog sense circuit supply of embedded nonvolatile memory (eNVM). Must be shorted to $V_{PP}$ .	$V_{PPNVM}$	-0.3	3.63	V
Storage temperature <sup>1</sup>	$T_{STG}$	-65	150	°C
Junction temperature	$T_J$	-55	135	°C

**Figure 1 • High Temperature Data Retention (HTR)**

### 2.3.1.1 Overshoot/Undershoot Limits

For AC signals, the input signal may undershoot during transitions to  $-1.0\text{ V}$  for no longer than 10% of the period. The current during the transition must not exceed 100 mA.

For AC signals, the input signal may overshoot during transitions to  $V_{CC1} + 1.0\text{ V}$  for no longer than 10% of the period. The current during the transition must not exceed 100 mA.

**Note:** The above specifications do not apply to the PCI standard. The IGLOO2 and SmartFusion2 PCI I/Os are compliant with the PCI standard including the PCI overshoot/undershoot specifications.

### 2.3.1.2 Thermal Characteristics

The temperature variable in the Microsemi SoC Products Group Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption causes the chip's junction temperature to be higher than the ambient, case, or board temperatures.

EQ1 through EQ3 give the relationship between thermal resistance, temperature gradient, and power.

$$\theta_{JA} = \frac{T_J - T_A}{P} \quad EQ\ 1$$

$$\theta_{JB} = \frac{T_J - T_B}{P} \quad EQ\ 2$$

$$\theta_{JC} = \frac{T_J - T_C}{P} \quad EQ\ 3$$

**Table 15 • Inrush Currents at Power up,  $-40^{\circ}\text{C} \leq T_J \leq 100^{\circ}\text{C}$  – Typical Process**

Power Supplies	Voltage (V)	005	010	025	050	060	090	150	Unit
$V_{DD}$	1.26	25	32	38	48	45	77	109	mA
$V_{PP}$	3.46	33	49	36	180	13	36	51	mA
$V_{DDI}$	2.62	134	141	161	187	93	272	388	mA
Number of banks		7	8	8	10	10	9	19	

### 2.3.3 Average Fabric Temperature and Voltage Derating Factors

The following table lists the average temperature and voltage derating factors for fabric timing delays normalized to  $T_J = 85^{\circ}\text{C}$ , in worst-case  $V_{DD} = 1.14\text{ V}$ .

**Table 16 • Average Junction Temperature and Voltage Derating Factors for Fabric Timing Delays**

Array Voltage $V_{DD}$ (V)	$-40^{\circ}\text{C}$	$0^{\circ}\text{C}$	$25^{\circ}\text{C}$	$70^{\circ}\text{C}$	$85^{\circ}\text{C}$	$100^{\circ}\text{C}$
1.14	0.83	0.89	0.92	0.98	<b>1.00</b>	1.02
1.2	0.75	0.80	0.83	0.89	0.91	0.93
1.26	0.69	0.73	0.76	0.81	0.83	0.85


## 2.3.5 User I/O Characteristics

There are three types of I/Os supported in the IGLOO2 FPGA and SmartFusion2 SoC FPGA families: MSIO, MSIOD, and DDRIO I/O banks. The I/O standards supported by the different I/O banks is described in the I/Os section of the *UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide*.

### 2.3.5.1 Input Buffer and AC Loading

The following figure shows the input buffer and AC loading.

**Figure 3 • Input Buffer AC Loading**



### AC Switching Characteristics

Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 3.0\text{ V}$

**Table 91 • PCI/PCIX AC Switching Characteristics for Receiver for MSIO I/O Bank (Input Buffers)**

On-Die Termination (ODT)	$T_{PY}$		$T_{PYS}$			Unit
	-1	-Std	-1	-Std		
None	2.229	2.623	2.238	2.633	ns	

**Table 92 • PCI/PCIX AC switching Characteristics for Transmitter for MSIO I/O Bank (Output and Tristate Buffers)**

$T_{DP}$	$T_{ZL}$	$T_{ZH}$	$T_{HZ}$	$T_{LZ}$		
-1	-Std	-1	-Std	-1	-Std	Unit
2.146	2.525	2.043	2.404	2.084	2.452	6.095
					7.171	5.558
					6.539	ns

### 2.3.6 Memory Interface and Voltage Referenced I/O Standards

This section describes High-Speed Transceiver Logic (HSTL) memory interface and voltage reference I/O standards.

#### 2.3.6.1 High-Speed Transceiver Logic (HSTL)

The HSTL standard is a general purpose high-speed bus standard sponsored by IBM (EIA/JESD8-6). IGLOO2 FPGA and SmartFusion2 SoC FPGA devices support two classes of the 1.5 V HSTL. These differential versions of the standard require a differential amplifier input buffer and a push-pull output buffer.

**Minimum and Maximum DC/AC Input and Output Levels Specification (Applicable to DDRIO Bank Only)**

**Table 93 • HSTL Recommended DC Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{DDI}$	1.425	1.5	1.575	V
Termination voltage	$V_{TT}$	0.698	0.750	0.803	V
Input reference voltage	$V_{REF}$	0.698	0.750	0.803	V

**Table 94 • HSTL DC Input Voltage Specification**

Parameter	Symbol	Min	Max	Unit
DC input logic high	$V_{IH}$ (DC)	$V_{REF} + 0.1$	1.575	V
DC input logic low	$V_{IL}$ (DC)	-0.3	$V_{REF} - 0.1$	V
Input current high <sup>1</sup>	$I_{IH}$ (DC)			
Input current low <sup>1</sup>	$I_{IL}$ (DC)			

1. See Table 24, page 22.

**Table 112 • SSTL2 Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

	On-Die Termination (ODT)	T <sub>PY</sub>			Unit
		-1	-Std		
Pseudo differential	None	2.798	3.293	ns	
True differential	None	2.733	3.215	ns	

**Table 113 • DDR1/SSTL2 Receiver Characteristics for MSIOD I/O Bank (Input Buffers)**

	On-Die Termination (ODT)	T <sub>PY</sub>			Unit
		-1	-Std		
Pseudo differential	None	2.476	2.913	ns	
True differential	None	2.475	2.911	ns	

**Table 114 • SSTL2 Class I Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

	T <sub>DP</sub>		T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub>		T <sub>LZ</sub>		Unit
	-1	-Std									
Single-ended	2.26	2.66	1.99	2.341	1.985	2.335	2.135	2.512	2.13	2.505	ns
Differential	2.26	2.658	2.202	2.591	2.201	2.589	2.393	2.815	2.392	2.814	ns

**Table 115 • DDR1/SSTL2 Class I Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

	T <sub>DP</sub>		T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub>		T <sub>LZ</sub>		Unit
	-1	-Std									
Single-ended	2.055	2.417	2.037	2.396	2.03	2.388	2.068	2.433	2.061	2.425	ns
Differential	2.192	2.58	2.434	2.864	2.425	2.852	2.164	2.545	2.156	2.536	ns

**Table 116 • DDR1/SSTL2 Class I Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)**

	T <sub>DP</sub>		T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub>		T <sub>LZ</sub>		Unit
	-1	-Std									
Single-ended	1.512	1.779	1.462	1.72	1.462	1.72	1.676	1.972	1.676	1.971	ns
Differential	1.676	1.971	1.774	2.087	1.766	2.077	1.854	2.181	1.845	2.171	ns

**Table 117 • DDR1/SSTL2 Class II Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

	T <sub>DP</sub>		T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub>		T <sub>LZ</sub>		Unit
	-1	-Std									
Single-ended	2.122	2.497	1.906	2.243	1.902	2.237	2.061	2.424	2.056	2.418	ns
Differential	2.127	2.501	2.042	2.402	2.043	2.403	2.363	2.78	2.365	2.781	ns

**Table 131 • SSTL15 DC Output Voltage Specification (for DDRIO I/O Bank Only)**

Parameter	Symbol	Min	Max	Unit
<b>DDR3/SSTL15 Class I (DDR3 Reduced Drive)</b>				
DC output logic high	$V_{OH}$	$0.8 \times V_{DDI}$		V
DC output logic low	$V_{OL}$		$0.2 \times V_{DDI}$	V
Output minimum source DC current	$I_{OH}$ at $V_{OH}$	6.5		mA
Output minimum sink current	$I_{OL}$ at $V_{OL}$	-6.5		mA
<b>DDR3/SSTL15 Class II (DDR3 Full Drive)</b>				
DC output logic high	$V_{OH}$	$0.8 \times V_{DDI}$		V
DC output logic low	$V_{OL}$		$0.2 \times V_{DDI}$	V
Output minimum source DC current	$I_{OH}$ at $V_{OH}$	7.6		mA
Output minimum sink current	$I_{OL}$ at $V_{OL}$	-7.6		mA

**Table 132 • SSTL15 DC Differential Voltage Specification (for DDRIO I/O Bank Only)**

Parameter	Symbol	Min	Unit
DC input differential voltage	$V_{ID}$	0.2	V

**Note:** To meet JEDEC electrical compliance, use DDR3 full drive transmitter.

**Table 133 • SSTL15 AC SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only)**

Parameter	Symbol	Min	Max	Unit
AC input differential voltage	$V_{DIFF}$ (AC)	0.3		V
AC differential cross point voltage	$V_x$ (AC)	$0.5 \times V_{DDI} - 0.150$	$0.5 \times V_{DDI} + 0.150$	V

**Table 134 • SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only)**

Parameter	Symbol	Max	Unit	Conditions
Maximum data rate	$D_{MAX}$	667	Mbps	AC loading: per JEDEC specifications

**Table 135 • SSTL15 AC Calibrated Impedance Option (for DDRIO I/O Bank Only)**

Parameter	Symbol	Typ	Unit	Conditions
Supported output driver calibrated impedance	$R_{REF}$	34, 40	$\Omega$	Reference resistor = 240 $\Omega$
Effective impedance value (ODT)	$R_{TT}$	20, 30, 40, 60, 120	$\Omega$	Reference resistor = 240 $\Omega$

**Table 185 • M-LVDS DC Voltage Specification Output Voltage Specification (for MSIO I/O Bank Only)**

Parameter	Symbol	Min	Typ	Max	Unit
DC output logic high	$V_{OH}$	1.25	1.425	1.6	V
DC output logic low	$V_{OL}$	0.9	1.075	1.25	V

**Table 186 • M-LVDS Differential Voltage Specification**

Parameter	Symbol	Min	Max	Unit
Differential output voltage swing (for MSIO I/O bank only)	$V_{OD}$	300	650	mV
Output common mode voltage (for MSIO I/O bank only)	$V_{OCM}$	0.3	2.1	V
Input common mode voltage	$V_{ICM}$	0.3	1.2	V
Input differential voltage	$V_{ID}$	50	2400	mV

**Table 187 • M-LVDS Minimum and Maximum AC Switching Speed for MSIO I/O Bank**

Parameter	Symbol	Max	Unit	Conditions
Maximum data rate	$D_{MAX}$	500	Mbps	AC loading: 2 pF / 100 $\Omega$ differential load

**Table 188 • M-LVDS AC Impedance Specifications**


Parameter	Symbol	Typ	Unit
Termination resistance	$R_T$	50	$\Omega$

**Table 189 • M-LVDS AC Test Parameter Specifications**

Parameter	Symbol	Typ	Unit
Measuring/trip point for data path	$V_{TRIP}$	Cross point	V
Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )	$R_{ENT}$	2K	$\Omega$
Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )	$C_{ENT}$	5	pF

**AC Switching Characteristics**Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$ **Table 190 • M-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)**

On-Die Termination (ODT)	$T_{PY}$		
	-1	-Std	Unit
None	2.738	3.221	ns
100	2.735	3.218	ns

**Figure 13 • Output DDR Timing Diagram****2.3.9.5 Timing Characteristics**

The following table lists the output DDR propagation delays in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 222 • Output DDR Propagation Delays**

Symbol	Description	Measuring Nodes (from, to)	-1	-Std	Unit
$T_{DDROCLKQ}$	Clock-to-out of DDR for output DDR	E, G	0.263	0.309	ns
$T_{DDROSUDF}$	Data_F data setup for output DDR	F, E	0.143	0.168	ns
$T_{DDROSUDR}$	Data_R data setup for output DDR	A, E	0.19	0.223	ns
$T_{DDROHDF}$	Data_F data hold for output DDR	F, E	0	0	ns
$T_{DDROHDR}$	Data_R data hold for output DDR	A, E	0	0	ns
$T_{DDROSUE}$	Enable setup for input DDR	B, E	0.419	0.493	ns
$T_{DDROHE}$	Enable hold for input DDR	B, E	0	0	ns
$T_{DDROSUSLN}$	Synchronous load setup for input DDR	D, E	0.196	0.231	ns
$T_{DDROHSLN}$	Synchronous load hold for input DDR	D, E	0	0	ns
$T_{DDROAL2Q}$	Asynchronous load-to-out for output DDR	C, G	0.528	0.621	ns
$T_{DDROREMAL}$	Asynchronous load removal time for output DDR	C, E	0	0	ns
$T_{DDRORECAL}$	Asynchronous load recovery time for output DDR	C, E	0.034	0.04	ns

The following table lists the 010 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 229 • 010 Device Global Resource**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Input low delay for global clock	$T_{RCKL}$	0.626	0.669	0.627	0.668	ns
Input high delay for global clock	$T_{RCKH}$	1.112	1.182	1.308	1.393	ns
Maximum skew for global clock	$T_{RCKSW}$		0.07		0.085	ns

The following table lists the 005 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 230 • 005 Device Global Resource**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Input low delay for global clock	$T_{RCKL}$	0.625	0.66	0.628	0.66	ns
Input high delay for global clock	$T_{RCKH}$	1.126	1.187	1.325	1.397	ns
Maximum skew for global clock	$T_{RCKSW}$		0.061		0.072	ns

## 2.3.12 FPGA Fabric SRAM

See *UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide* for more information.

### 2.3.12.1 FPGA Fabric Large SRAM (LSRAM)

The following table lists the RAM1K18 – dual-port mode for depth × width configuration 1K × 18 in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 231 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 1K × 18**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Clock period	$T_{CY}$	2.5		2.941		ns
Clock minimum pulse width high	$T_{CLKMPWH}$	1.125		1.323		ns
Clock minimum pulse width low	$T_{CLKMPWL}$	1.125		1.323		ns
Pipelined clock period	$T_{PLCY}$	2.5		2.941		ns
Pipelined clock minimum pulse width high	$T_{PLCLKMPWH}$	1.125		1.323		ns
Pipelined clock minimum pulse width low	$T_{PLCLKMPWL}$	1.125		1.323		ns
Read access time with pipeline register			0.334		0.393	ns
Read access time without pipeline register	$T_{CLK2Q}$		2.273		2.674	ns
Access time with feed-through write timing			1.529		1.799	ns
Address setup time	$T_{ADDRSU}$	0.441		0.519		ns
Address hold time	$T_{ADDRHD}$	0.274		0.322		ns
Data setup time	$T_{DSU}$	0.341		0.401		ns
Data hold time	$T_{DHD}$	0.107		0.126		ns
Block select setup time	$T_{BLKSU}$	0.207		0.244		ns

### 2.3.12.2 FPGA Fabric Micro SRAM ( $\mu$ SRAM)

The following table lists the  $\mu$ SRAM in  $64 \times 18$  mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 237 •  $\mu$ SRAM (RAM64x18) in  $64 \times 18$  Mode**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>		<b>Unit</b>
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
Read clock period	$T_{CY}$	4	4	4	4	ns
Read clock minimum pulse width high	$T_{CLKMPWH}$	1.8	1.8	1.8	1.8	ns
Read clock minimum pulse width low	$T_{CLKMPWL}$	1.8	1.8	1.8	1.8	ns
Read pipeline clock period	$T_{PLCY}$	4	4	4	4	ns
Read pipeline clock minimum pulse width high	$T_{PLCLKMPWH}$	1.8	1.8	1.8	1.8	ns
Read pipeline clock minimum pulse width low	$T_{PLCLKMPWL}$	1.8	1.8	1.8	1.8	ns
Read access time with pipeline register	$T_{CLK2Q}$		0.266		0.313	ns
Read access time without pipeline register	$T_{CLK2Q}$		1.677		1.973	ns
Read address setup time in synchronous mode	$T_{ADDRSU}$	0.301	0.354	0.354	0.354	ns
Read address setup time in asynchronous mode	$T_{ADDRSU}$	1.856	2.184	2.184	2.184	ns
Read address hold time in synchronous mode	$T_{ADDRHD}$	0.091	0.107	0.107	0.107	ns
Read address hold time in asynchronous mode	$T_{ADDRHD}$	-0.778	-0.915	-0.915	-0.915	ns
Read enable setup time	$T_{RDENSU}$	0.278	0.327	0.327	0.327	ns
Read enable hold time	$T_{RDENHD}$	0.057	0.067	0.067	0.067	ns
Read block select setup time	$T_{BLKSU}$	1.839	2.163	2.163	2.163	ns
Read block select hold time	$T_{BLKHD}$	-0.65	-0.765	-0.765	-0.765	ns
Read block select to out disable time (when pipelined register is disabled)	$T_{BLK2Q}$		2.036		2.396	ns
Read asynchronous reset removal time (pipelined clock)	$T_{RSTREM}$	-0.023	-0.027	-0.027	-0.027	ns
Read asynchronous reset removal time (non-pipelined clock)	$T_{RSTREM}$	0.046	0.054	0.054	0.054	ns
Read asynchronous reset recovery time (pipelined clock)	$T_{RSTREC}$	0.507	0.597	0.597	0.597	ns
Read asynchronous reset recovery time (non-pipelined clock)	$T_{RSTREC}$	0.236	0.278	0.278	0.278	ns
Read asynchronous reset to output propagation delay (with pipelined register enabled)	$T_{R2Q}$		0.839		0.987	ns
Read synchronous reset setup time	$T_{SRSTSU}$	0.271	0.319	0.319	0.319	ns
Read synchronous reset hold time	$T_{SRSTHD}$	0.061	0.071	0.071	0.071	ns
Write clock period	$T_{CCY}$	4	4	4	4	ns
Write clock minimum pulse width high	$T_{CCLKMPWH}$	1.8	1.8	1.8	1.8	ns
Write clock minimum pulse width low	$T_{CCLKMPWL}$	1.8	1.8	1.8	1.8	ns
Write block setup time	$T_{BLKCSU}$	0.404	0.476	0.476	0.476	ns
Write block hold time	$T_{BLKCHD}$	0.007	0.008	0.008	0.008	ns
Write input data setup time	$T_{DINCSU}$	0.115	0.135	0.135	0.135	ns
Write input data hold time	$T_{DINCHD}$	0.15	0.177	0.177	0.177	ns

**Table 237 • μSRAM (RAM64x18) in 64 × 18 Mode (continued)**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Write address setup time	T <sub>ADDRCSU</sub>	0.088		0.104		ns
Write address hold time	T <sub>ADDRCHD</sub>	0.128		0.15		ns
Write enable setup time	T <sub>WECSU</sub>	0.397		0.467		ns
Write enable hold time	T <sub>WECHD</sub>	-0.026		-0.03		ns
Maximum frequency	F <sub>MAX</sub>		250		250	MHz

The following table lists the μSRAM in 64 × 16 mode in worst commercial-case conditions when T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V.

**Table 238 • μSRAM (RAM64x16) in 64 × 16 Mode**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Read clock period	T <sub>CY</sub>	4		4		ns
Read clock minimum pulse width high	T <sub>CLKMPWH</sub>	1.8		1.8		ns
Read clock minimum pulse width low	T <sub>CLKMPWL</sub>	1.8		1.8		ns
Read pipeline clock period	T <sub>PLCY</sub>	4		4		ns
Read pipeline clock minimum pulse width high	T <sub>PLCLKMPWH</sub>	1.8		1.8		ns
Read pipeline clock minimum pulse width low	T <sub>PLCLKMPWL</sub>	1.8		1.8		ns
Read access time with pipeline register	T <sub>CLK2Q</sub>		0.266		0.313	ns
Read access time without pipeline register			1.677		1.973	ns
Read address setup time in synchronous mode	T <sub>ADDRSU</sub>	0.301		0.354		ns
Read address setup time in asynchronous mode		1.856		2.184		ns
Read address hold time in synchronous mode	T <sub>ADDRHD</sub>	0.091		0.107		ns
Read address hold time in asynchronous mode		-0.778		-0.915		ns
Read enable setup time	T <sub>RDENSU</sub>	0.278		0.327		ns
Read enable hold time	T <sub>RDENHD</sub>	0.057		0.067		ns
Read block select setup time	T <sub>BLKSU</sub>	1.839		2.163		ns
Read block select hold time	T <sub>BLKHD</sub>	-0.65		-0.765		ns
Read block select to out disable time (when pipelined register is disabled)	T <sub>BLK2Q</sub>		2.036		2.396	ns
Read asynchronous reset removal time (pipelined clock)	T <sub>RSTREM</sub>	-0.023		-0.027		ns
Read asynchronous reset removal time (non-pipelined clock)		0.046		0.054		ns
Read asynchronous reset recovery time (pipelined clock)	T <sub>RSTREC</sub>	0.507		0.597		ns
Read asynchronous reset recovery time (non-pipelined clock)		0.236		0.278		ns
Read asynchronous reset to output propagation delay (with pipelined register enabled)	T <sub>R2Q</sub>		0.835		0.983	ns
Read synchronous reset setup time	T <sub>SRSTSU</sub>	0.271		0.319		ns

**Table 238 • μSRAM (RAM64x16) in 64 × 16 Mode (continued)**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Read synchronous reset hold time	T <sub>SRSTHD</sub>	0.061		0.071		ns
Write clock period	T <sub>CCY</sub>	4		4		ns
Write clock minimum pulse width high	T <sub>CCLKMPWH</sub>	1.8		1.8		ns
Write clock minimum pulse width low	T <sub>CCLKMPWL</sub>	1.8		1.8		ns
Write block setup time	T <sub>BLKCSU</sub>	0.404		0.476		ns
Write block hold time	T <sub>BLKCHD</sub>	0.007		0.008		ns
Write input data setup time	T <sub>DINCSU</sub>	0.115		0.135		ns
Write input data hold time	T <sub>DINCHD</sub>	0.15		0.177		ns
Write address setup time	T <sub>ADDRCSU</sub>	0.088		0.104		ns
Write address hold time	T <sub>ADDRCHD</sub>	0.128		0.15		ns
Write enable setup time	T <sub>WECSU</sub>	0.397		0.467		ns
Write enable hold time	T <sub>WECHD</sub>	-0.026		-0.03		ns
Maximum frequency	F <sub>MAX</sub>		250		250	MHz

The following table lists the μSRAM in 128 × 9 mode in worst commercial-case conditions when T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V.

**Table 239 • μSRAM (RAM128x9) in 128 × 9 Mode**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Read clock period	T <sub>CY</sub>	4		4		ns
Read clock minimum pulse width high	T <sub>CLKMPWH</sub>	1.8		1.8		ns
Read clock minimum pulse width low	T <sub>CLKMPWL</sub>	1.8		1.8		ns
Read pipeline clock period	T <sub>PLCY</sub>	4		4		ns
Read pipeline clock minimum pulse width high	T <sub>PLCLKMPWH</sub>	1.8		1.8		ns
Read pipeline clock minimum pulse width low	T <sub>PLCLKMPWL</sub>	1.8		1.8		ns
Read access time with pipeline register	T <sub>CLK2Q</sub>		0.266		0.313	ns
Read access time without pipeline register			1.677		1.973	ns
Read address setup time in synchronous mode	T <sub>ADDRSU</sub>	0.301		0.354		ns
Read address setup time in asynchronous mode		1.856		2.184		ns
Read address hold time in synchronous mode	T <sub>ADDRHD</sub>	0.091		0.107		ns
Read address hold time in asynchronous mode		-0.778		-0.915		ns
Read enable setup time	T <sub>RDENSU</sub>	0.278		0.327		ns
Read enable hold time	T <sub>RDENHD</sub>	0.057		0.067		ns
Read block select setup time	T <sub>BLKSU</sub>	1.839		2.163		ns
Read block select hold time	T <sub>BLKHD</sub>	-0.65		-0.765		ns
Read block select to out disable time (when pipelined register is disabled)	T <sub>BLK2Q</sub>		2.036		2.396	ns

**Table 251 • SmartFusion2 Cortex-M3 ISP Programming (eNVM Only) (continued)**

M2S/M2GL Device	Image size Bytes	Authenticate	Program	Verify	Unit
150	544496	10	158	15	Sec

**Table 252 • SmartFusion2 Cortex-M3 ISP Programming (Fabric and eNVM)**

M2S/M2GL Device	Image size Bytes	Authenticate	Program	Verify	Unit
005	439296	9	61	11	Sec
010	842688	15	107	21	Sec
025	1497408	26	121	35	Sec
050	2695168	43	141	55	Sec
060	2686464	48	143	60	Sec
090	4190208	75	244	91	Sec
150	6682768	117	296	141	Sec

**Table 253 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric Only)**

M2S/M2GL Device	Auto Programming		Programming Recovery		Unit
	100 kHz	25 MHz	12.5 MHz		
005	47	27	28		Sec
010	77	35	35		Sec
025	150	42	41		Sec
050	33 <sup>1</sup>	Not Supported	Not Supported		Sec
060	291	83	82		Sec
090	427	109	108		Sec
150	708	157	160		Sec

1. Auto Programming in 050 device is done through SC\_SPI, and SPI CLK is set to 6.25 MHz.

**Table 254 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only)**

M2S/M2GL Device	Auto Programming		Programming Recovery		Unit
	100 kHz	25 MHz	12.5 MHz		
005	41	48	49		Sec
010	86	87	87		Sec
025	87	85	86		Sec
050	85	Not Supported	Not Supported		Sec
060	78	86	86		Sec
090	154	162	162		Sec

**Table 277 • Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz) (continued)**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Startup time (with regard to stable oscillator output)	SUXTAL		0.8	ms	005, 010, 025, and 050 devices	005, 010, 025, and 050 devices
						090 and 150 devices

**Table 278 • Electrical Characteristics of the Crystal Oscillator – Medium Gain Mode (2 MHz)**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Operating frequency	FXTAL		2		MHz	
Accuracy	ACCXTAL			0.00105	%	050 devices
				0.003	%	005, 010, 025, 090, and 150 devices
				0.004	%	060 devices
Output duty cycle	CYCXTAL	49–51	47–53		%	
Output period jitter (peak to peak)	JITPERXTAL	1	5		ns	
Output cycle to cycle jitter (peak to peak)	JITCYCXTAL		1	5	ns	
Operating current	IDYNXTAL		0.3		mA	
Input logic level high	VIHXTAL	0.9 V <sub>PP</sub>			V	
Input logic level low	VILXTAL			0.1 V <sub>PP</sub>	V	
Startup time (with regard to stable oscillator output)	SUXTAL			4.5	ms	010 and 050 devices
				5	ms	005 and 025 devices
				7	ms	090 and 150 devices

**Table 279 • Electrical Characteristics of the Crystal Oscillator – Low Gain Mode (32 kHz)**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Operating frequency	FXTAL		32		kHz	
Accuracy	ACCXTAL			0.004	%	005, 010, 025, 050, 060, and 090 devices
				0.005	%	150 devices
Output duty cycle	CYCXTAL	49–51	47–53		%	
Output period jitter (peak to peak)	JITPERXTAL	150	300		ns	
Output cycle to cycle jitter (peak to peak)	JITCYCXTAL	150	300		ns	
Operating current	IDYNXTAL			0.044	mA	010 and 050 devices
				0.060	mA	005, 025, 060, 090, and 150 devices
Input logic level high	VIHXTAL	0.9 V <sub>PP</sub>			V	
Input logic level low	VILXTAL			0.1 V <sub>PP</sub>	V	
Startup time (with regard to stable oscillator output)	SUXTAL			115	ms	005, 025, 050, 090, and 150 devices
				126	ms	010 devices

### 2.3.20 On-Chip Oscillator


The following tables describe the electrical characteristics of the available on-chip oscillators in the IGLOO2 FPGAs and SmartFusion2 SoC FPGAs.

**Table 280 • Electrical Characteristics of the 50 MHz RC Oscillator**

Parameter	Symbol	Typ	Max	Unit	Condition
Operating frequency	F50RC	50		MHz	
Accuracy	ACC50RC	1	4	%	050 devices
		1	5	%	005, 025, and 060 devices
		1	6.3	%	090 devices
		1	7.1	%	010 and 150 devices
Output duty cycle	CYC50RC	49–51	46.5–53.5	%	
Output jitter (peak to peak)	JIT50RC				Period Jitter
		200	300	ps	005, 010, 050, and 060 devices
		200	400	ps	150 devices
		300	500	ps	025 and 090 devices
					Cycle-to-Cycle Jitter
		200	300	ps	005 and 050 devices
		320	420	ps	010, 060, and 150 devices
		320	850	ps	025 and 090 devices
Operating current	IDYN50RC	6.5		mA	

**Table 281 • Electrical Characteristics of the 1 MHz RC Oscillator**

Parameter	Symbol	Typ	Max	Unit	Condition
Operating frequency	F1RC	1		MHz	
Accuracy	ACC1RC	1	3	%	005, 010, 025, and 050 devices
		1	4.5	%	060, and 150 devices
		1	5.6	%	090 devices
Output duty cycle	CYC1RC	49–51	46.5–53.5	%	005, 010, 025, 050, 090 and 150 devices
		49–51	46.0–54.0	%	060 devices
Output jitter (peak to peak)	JIT1RC				Period Jitter
		10	20	ns	005, 010, 025, and 050 devices
		10	28	ns	060, 090 and 150 devices
					Cycle-to-Cycle Jitter
		10	20	ns	005, 010, and 050 devices
		10	35	ns	025, 060, and 150 devices
		10	45	ns	090 devices
Operating current	IDYN1RC	0.1		mA	
Startup time	SU1RC	17	$\mu$ s		050, 090, and 150 devices
		18	$\mu$ s		005, 010, and 025 devices

**Figure 20 • DEVRST\_N to Functional Timing Diagram for IGLOO2**

### 2.3.27 Flash\*Freeze Timing Characteristics

The following table lists the Flash\*Freeze entry and exit times in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 293 • Flash\*Freeze Entry and Exit Times**

Parameter	Symbol	Entry/Exit Timing FCLK = 100MHz		Entry/Exit Timing FCLK = 3 MHz		
		150	050	All Devices	Unit	Conditions
Entry time	TFF_ENTRY	160	150	320	μs	eNVM and MSS/HPMS PLL = ON
		215	200	430	μs	eNVM and MSS/HPMS PLL = OFF
Exit time with respect to the MSS PLL Lock	TFF_EXIT	100	100	140	μs	eNVM and MSS/HPMS PLL = ON during F*F
		136	120	190	μs	eNVM = ON and MSS/HPMS PLL = OFF during F*F and MSS/HPMS PLL turned back on at exit
		200	200	285	μs	eNVM and MSS/HPMS PLL = OFF during F*F and both are turned back on at exit
		200	200	285	μs	eNVM = OFF and MSS/HPMS PLL = ON during F*F and eNVM turned back on at exit

### 2.3.31.2 SmartFusion2 Inter-Integrated Circuit ( $I^2C$ ) Characteristics

This section describes the DC and switching of the  $I^2C$  interface. Unless otherwise noted, all output characteristics given are for a 100 pF load on the pins. For timing parameter definitions, see Figure 21, page 125.

The following table lists the  $I^2C$  characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$

**Table 303 • I<sup>2</sup>C Characteristics**

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Input low voltage	$V_{IL}$	-0.3		0.8	V	See Single-Ended I/O Standards, page 24 for more information. I/O standard used for illustration: MSIO bank–LVTTL 8 mA low drive.
Input high voltage	$V_{IH}$	2		3.45	V	See Single-Ended I/O Standards, page 24 for more information. I/O standard used for illustration: MSIO bank–LVTTL 8 mA low drive.
Hysteresis of schmitt triggered inputs for $V_{DDI} > 2\text{ V}$	$V_{HYS}$	0.05 × $V_{DDI}$			V	See Table 28, page 23 for more information.
Input current high	$I_{IL}$			10	$\mu\text{A}$	See Single-Ended I/O Standards, page 24 for more information.
Input current low	$I_{IH}$			10	$\mu\text{A}$	See Single-Ended I/O Standards, page 24 for more information.
Input rise time	$T_{ir}$			1000	ns	Standard mode
				300	ns	Fast mode
Input fall time	$T_{if}$			300	ns	Standard mode
				300	ns	Fast mode
Maximum output voltage low (open drain) at 3 mA sink current for $V_{DDI} > 2\text{ V}$	$V_{OL}$			0.4	V	See Single-Ended I/O Standards, page 24 for more information. I/O standard used for illustration: MSIO bank–LVTTL 8 mA low drive.
Pin capacitance	$C_{in}$			10	pF	$V_{IN} = 0, f = 1.0\text{ MHz}$
Output fall time from $V_{IH\text{Min}}$ to $V_{IL\text{Max}}^1$	$t_{OF}^1$			21.04	ns	$V_{IH\text{min}} \text{ to } V_{IL\text{Max}}, CLOAD = 400\text{ pF}$
				5.556	ns	$V_{IH\text{min}} \text{ to } V_{IL\text{Max}}, CLOAD = 100\text{ pF}$
Output rise time from $V_{IL\text{Max}}$ to $V_{IH\text{Min}}^1$	$t_{OR}^1$			19.887	ns	$V_{IL\text{Max}} \text{ to } V_{IH\text{min}}, CLOAD = 400\text{ pF}$
				5.218	ns	$V_{IL\text{Max}} \text{ to } V_{IH\text{min}}, CLOAD = 100\text{ pF}$
Output buffer maximum pull-down resistance <sup>2, 3</sup>	$R_{pull-up}^{2,3}$			50	$\Omega$	
Output buffer maximum pull-up resistance <sup>2, 4</sup>	$R_{pull-down}^{2,4}$			131.25	$\Omega$	

**Table 305 • SPI Characteristics for All Devices (continued)**

<b>Symbol</b>	<b>Description</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>	<b>Conditions</b>
sp5	SPI_[0 1]_CLK, SPI_[0 1]_DO, SPI_[0 1]_SS fall time (10%– 90%) <sup>1</sup>		2.906	ns		IO Configuration: LVC MOS 2.5 V-8 mA AC Loading: 35 pF Test Conditions: Typical Voltage, 25 °C
SPI master configuration (applicable for 005, 010, 025, and 050 devices)						
sp6m	SPI_[0 1]_DO setup time <sup>2</sup>	(SPI_x_CLK_period/2) – 8.0		ns		
sp7m	SPI_[0 1]_DO hold time <sup>2</sup>	(SPI_x_CLK_period/2) – 2.5		ns		
sp8m	SPI_[0 1]_DI setup time <sup>2</sup>	12		ns		
sp9m	SPI_[0 1]_DI hold time <sup>2</sup>	2.5		ns		
SPI slave configuration (applicable for 005, 010, 025, and 050 devices)						
sp6s	SPI_[0 1]_DO setup time <sup>2</sup>	(SPI_x_CLK_period/2) – 17.0		ns		
sp7s	SPI_[0 1]_DO hold time <sup>2</sup>	(SPI_x_CLK_period/2) + 3.0		ns		
sp8s	SPI_[0 1]_DI setup time <sup>2</sup>	2		ns		
sp9s	SPI_[0 1]_DI hold time <sup>2</sup>	7		ns		
SPI master configuration (applicable for 060, 090, and 150 devices)						
sp6m	SPI_[0 1]_DO setup time <sup>2</sup>	(SPI_x_CLK_period/2) – 7.0		ns		
sp7m	SPI_[0 1]_DO hold time <sup>2</sup>	(SPI_x_CLK_period/2) – 9.5		ns		
sp8m	SPI_[0 1]_DI setup time <sup>2</sup>	15		ns		
sp9m	SPI_[0 1]_DI hold time <sup>2</sup>	-2.5		ns		
SPI slave configuration (applicable for 060, 090, and 150 devices)						
sp6s	SPI_[0 1]_DO setup time <sup>2</sup>	(SPI_x_CLK_period/2) – 16.0		ns		
sp7s	SPI_[0 1]_DO hold time <sup>2</sup>	(SPI_x_CLK_period/2) - 3.5		ns		
sp8s	SPI_[0 1]_DI setup time <sup>2</sup>	3		ns		
sp9s	SPI_[0 1]_DI hold time <sup>2</sup>	2.5		ns		

1. For specific Rise/Fall Times board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Microsemi SoC Products Group website: <http://www.microsemi.com/soc/download/ibis/default.aspx>.
2. For allowable pclk configurations, see Serial Peripheral Interface Controller section in the *UG0331: SmartFusion2 Microcontroller Subsystem User Guide*.

### 2.3.34 MMUART Characteristics

The following table lists the MMUART characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 308 • MMUART Characteristics**

Parameter	Description	-1	-Std	Unit
FMMUART_REF_CLK	Internally sourced MMUART reference clock frequency.	166	142	MHz
BAUDMMUARTTx	Maximum transmit baud rate	10.375	8.875	Mbps
BAUDMMUARTRx	Maximum receive baud rate	10.375	8.875	Mbps

### 2.3.35 IGLOO2 Specifications

#### 2.3.35.1 HPMS Clock Frequency

The following table lists the maximum frequency for HPMS main clock in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 309 • Maximum Frequency for HPMS Main Clock**

Symbol	Description	-1	-Std	Unit
HPMS_CLK	Maximum frequency for the HPMS main clock	166	142	MHz

#### 2.3.35.2 IGLOO2 Serial Peripheral Interface (SPI) Characteristics

This section describes the DC and switching of the SPI interface. Unless otherwise noted, all output characteristics given are for a 35 pF load on the pins and all sequential timing characteristics are related to SPI\_0\_CLK. For timing parameter definitions, see Figure 23, page 131.

The following table lists the SPI characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 310 • SPI Characteristics for All Devices**

Symbol	Description	Min	Typ	Max	Unit	Conditions
SPIFMAX	Maximum operating frequency of SPI interface			20	MHz	
sp1	SPI_[0 1]_CLK minimum period					
	SPI_[0 1]_CLK = PCLK/2	12			ns	
	SPI_[0 1]_CLK = PCLK/4	24.1			ns	
	SPI_[0 1]_CLK = PCLK/8	48.2			ns	
	SPI_[0 1]_CLK = PCLK/16	0.1			μs	
	SPI_[0 1]_CLK = PCLK/32	0.19			μs	
	SPI_[0 1]_CLK = PCLK/64	0.39			μs	
	SPI_[0 1]_CLK = PCLK/128	0.77			μs	