

Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	56340
Total RAM Bits	1869824
Number of I/O	207
Number of Gates	-
Voltage - Supply	1.14V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	400-LFBGA
Supplier Device Package	400-VFBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/m2gl050-vfg400

Figures

Figure 1	High Temperature Data Retention (HTR)	9
Figure 2	Timing Model	15
Figure 3	Input Buffer AC Loading	17
Figure 4	Output Buffer AC Loading	18
Figure 5	Tristate Buffer for Enable Path Test Point	19
Figure 6	Timing Model for Input Register	65
Figure 7	I/O Register Input Timing Diagram	66
Figure 8	Timing Model for Output/Enable Register	68
Figure 9	I/O Register Output Timing Diagram	69
Figure 10	Input DDR Module	70
Figure 11	Input DDR Timing Diagram	71
Figure 12	Output DDR Module	73
Figure 13	Output DDR Timing Diagram	74
Figure 14	LUT-4	75
Figure 15	Sequential Module	76
Figure 16	Sequential Module Timing Diagram	77
Figure 17	Power-up to Functional Timing Diagram for SmartFusion2	115
Figure 18	Power-up to Functional Timing Diagram for IGLOO2	116
Figure 19	DEVRST_N to Functional Timing Diagram for SmartFusion2	117
Figure 20	DEVRST_N to Functional Timing Diagram for IGLOO2	119
Figure 21	I2C Timing Parameter Definition	125
Figure 22	SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1)	128
Figure 23	SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1)	131


Tables

Table 1	IGLOO2 and SmartFusion2 Design Security Densities	4
Table 2	IGLOO2 and SmartFusion2 Data Security Densities	4
Table 3	Absolute Maximum Ratings	5
Table 4	Recommended Operating Conditions	6
Table 5	FPGA Operating Limits	7
Table 6	Embedded Operating Flash Limits	8
Table 7	Device Storage Temperature and Retention	8
Table 8	High Temperature Data Retention (HTR) Lifetime	8
Table 9	Package Thermal Resistance of SmartFusion2 and IGLOO2 Devices	10
Table 10	Quiescent Supply Current Characteristics	12
Table 11	SmartFusion2 and IGLOO2 Quiescent Supply Current ($V_{DD} = 1.2$ V) – Typical Process	12
Table 12	Currents During Program Cycle, $0^{\circ}\text{C} \leq T_J \leq 85^{\circ}\text{C}$ – Typical Process	13
Table 13	Currents During Verify Cycle, $0^{\circ}\text{C} \leq T_J \leq 85^{\circ}\text{C}$ – Typical Process	13
Table 14	SmartFusion2 and IGLOO2 Quiescent Supply Current ($V_{DD} = 1.26$ V) – Worst-Case Process	13
Table 15	Average Junction Temperature and Voltage Derating Factors for Fabric Timing Delays	14
Table 16	Inrush Currents at Power up, $-40^{\circ}\text{C} \leq T_J \leq 100^{\circ}\text{C}$ – Typical Process	14
Table 17	Timing Model Parameters	15
Table 18	Maximum Data Rate Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions	19
Table 19	Maximum Data Rate Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions	20
Table 20	Maximum Data Rate Summary Table for Differential I/O in Worst-Case Industrial Conditions	20
Table 21	Maximum Frequency Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions	20
Table 22	Maximum Frequency Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions	21
Table 23	Maximum Frequency Summary Table for Differential I/O in Worst-Case Industrial Conditions	21
Table 24	Input Capacitance, Leakage Current, and Ramp Time	22
Table 25	I/O Weak Pull-up/Pull-down Resistances for DDRIO I/O Bank	22
Table 26	I/O Weak Pull-Up/Pull-Down Resistances for MSIO I/O Bank	23
Table 27	I/O Weak Pull-up/Pull-down Resistances for MSIOD I/O Bank	23
Table 28	Schmitt Trigger Input Hysteresis	23
Table 29	LVTTL/LVCMOS 3.3 V DC Recommended DC Operating Conditions (Applicable to MSIO I/O Bank Only)	24
Table 30	LVTTL/LVCMOS 3.3 V Input Voltage Specification (Applicable to MSIO I/O Bank Only)	24
Table 31	LVCMOS 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only)	24
Table 32	LVTTL 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only)	24
Table 33	LVTTL/LVCMOS 3.3 V AC Maximum Switching Speed (Applicable to MSIO I/O Bank Only)	24
Table 34	LVTTL/LVCMOS 3.3 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)	25
Table 35	LVTTL/LVCMOS 3.3 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)	25
Table 36	LVTTL/LVCMOS 3.3 V AC Test Parameter Specifications (Applicable to MSIO I/O Bank Only)	25
Table 37	LVTTL/LVCMOS 3.3 V Transmitter Drive Strength Specifications for MSIO I/O Bank	25
Table 38	LVCMOS 2.5 V DC Recommended DC Operating Conditions	26
Table 39	LVCMOS 2.5 V DC Input Voltage Specification	26
Table 40	LVCMOS 2.5 V DC Output Voltage Specification	26
Table 41	LVCMOS 2.5 V AC Minimum and Maximum Switching Speed	26
Table 42	LVCMOS 2.5 V AC Calibrated Impedance Option	26
Table 43	LVCMOS 2.5 V Receiver Characteristics (Input Buffers)	27
Table 44	LVCMOS 2.5 V Transmitter Characteristics for DDRIO Bank (Output and Tristate Buffers)	27
Table 45	LVCMOS 2.5 V AC Test Parameter Specifications	27
Table 46	LVCMOS 2.5 V Transmitter Drive Strength Specifications	27
Table 47	LVCMOS 2.5 V Transmitter Characteristics for MSIO Bank (Output and Tristate Buffers)	28
Table 48	LVCMOS 1.8 V DC Recommended Operating Conditions	29
Table 49	LVCMOS 1.8 V DC Input Voltage Specification	29
Table 50	LVCMOS 1.8 V DC Output Voltage Specification	29

2.3.4 Timing Model

This section describes timing model and timing parameters.

Figure 2 • Timing Model



The following table lists the timing model parameters in worst commercial-case conditions when $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 17 • Timing Model Parameters

Index	Symbol	Description	-1	Unit	For More Information
A	T_{PY}	Propagation delay of DDR3 receiver	1.605	ns	See Table 137, page 50
B	T_{ICLKQ}	Clock-to-Q of the input data register	0.16	ns	See Table 221, page 71
	T_{ISUD}	Setup time of the input data register	0.357	ns	See Table 221, page 71
C	T_{RCKH}	Input high delay for global clock	1.53	ns	See Table 227, page 78
	T_{RCKL}	Input low delay for global clock	0.897	ns	See Table 227, page 78
D	T_{PY}	Input propagation delay of LVDS receiver	2.774	ns	See Table 167, page 56
E	T_{DP}	Propagation delay of a three-input AND gate	0.198	ns	See Table 223, page 76

2.3.5.2 Output Buffer and AC Loading

The following figure shows the output buffer and AC loading.

Figure 4 • Output Buffer AC Loading




Table 62 • LVC MOS 1.5 V DC Output Voltage Specification

Parameter	Symbol	Min	Max	Unit
DC output logic high	V _{OH}	V _{DDI} × 0.75		V
DC output logic low	V _{OL}		V _{DDI} × 0.25	V

Table 63 • LVC MOS 1.5 V AC Minimum and Maximum Switching Speed

Parameter	Symbol	Max	Unit	Conditions
Maximum data rate (for DDRIO I/O bank)	D _{MAX}	235	Mbps	AC loading: 17 pF load, maximum drive/slew
Maximum data rate (for MSIO I/O bank)	D _{MAX}	160	Mbps	AC loading: 17 pF load, maximum drive/slew
Maximum data rate (for MSIOD I/O bank)	D _{MAX}	220	Mbps	AC loading: 17 pF load, maximum drive/slew

Table 64 • LVC MOS 1.5 V AC Calibrated Impedance Option

Parameter	Symbol	Typ	Unit
Supported output driver calibrated impedance (for DDRIO I/O bank)	R _{ODT_CA} L	75, 60, 50, 40	Ω

Table 65 • LVC MOS 1.5 V AC Test Parameter Specifications

Parameter	Symbol	Typ	Unit
Measuring/trip point	V _{TRIP}	0.75	V
Resistance for enable path (T _{ZH} , T _{ZL} , T _{HZ} , T _{LZ})	R _{ENT}	2K	Ω
Capacitive loading for enable path (T _{ZH} , T _{ZL} , T _{HZ} , T _{LZ})	C _{ENT}	5	pF
Capacitive loading for data path (T _{DP})	C _{LOAD}	5	pF

Table 66 • LVC MOS 1.5 V Transmitter Drive Strength Specifications

MSIO I/O Bank	MSIOD I/O Bank	DDRIO I/O Bank	Output Drive Selection		V _{OH} (V)	V _{OL} (V)	IOH (at V _{OH})	IOL (at V _{OL})
			Min	Max				
2 mA	2 mA	2 mA	V _{DDI} × 0.75	V _{DDI} × 0.25	2		2	
4 mA	4 mA	4 mA	V _{DDI} × 0.75	V _{DDI} × 0.25	4		4	
6 mA	6 mA	6 mA	V _{DDI} × 0.75	V _{DDI} × 0.25	6		6	
8 mA		8 mA	V _{DDI} × 0.75	V _{DDI} × 0.25	8		8	
		10 mA	V _{DDI} × 0.75	V _{DDI} × 0.25	10		10	
		12 mA	V _{DDI} × 0.75	V _{DDI} × 0.25	12		12	

Note: For a detailed I/V curve, use the corresponding IBIS models:

www.microsemi.com/soc/download/ibis/default.aspx.

Table 95 • HSTL DC Output Voltage Specification Applicable to DDRIO I/O Bank Only

Parameter	Symbol	Min	Max	Unit
HSTL Class I				
DC output logic high	V_{OH}	$V_{DDI} - 0.4$		V
DC output logic low	V_{OL}		0.4	V
Output minimum source DC current (MSIO and DDRIO I/O banks)	I_{OH} at V_{OH}	-8.0		mA
Output minimum sink current (MSIO and DDRIO I/O banks)	I_{OL} at V_{OL}	8.0		mA
HSTL Class II				
DC output logic high	V_{OH}	$V_{DDI} - 0.4$		V
DC output logic low	V_{OL}		0.4	V
Output minimum source DC current	I_{OH} at V_{OH}	-16.0		mA
Output minimum sink current	I_{OL} at V_{OL}	16.0		mA

Table 96 • HSTL DC Differential Voltage Specification

Parameter	Symbol	Min	Max	Unit
DC input differential voltage	V_{ID} (DC)	0.2		V

Table 97 • HSTL AC Differential Voltage Specifications

Parameter	Symbol	Min	Max	Unit
AC input differential voltage	V_{DIFF}	0.4		V
AC differential cross point voltage	V_x	0.68	0.9	V

Table 98 • HSTL Minimum and Maximum AC Switching Speed

Parameter	Symbol	Max	Unit	Conditions
Maximum data rate	D_{MAX}	400	Mbps	AC loading: per JEDEC specifications

Table 99 • HSTL Impedance Specification

Parameter	Symbol	Typ	Unit	Conditions
Supported output driver calibrated impedance (for DDRIO I/O bank)	R_{REF}	25.5, 47.8	Ω	Reference resistance = 191 Ω
Effective impedance value (ODT for DDRIO I/O bank only)	R_{TT}	47.8	Ω	Reference resistance = 191 Ω

2.3.6.6 Low Power Double Data Rate (LPDDR)

LPDDR reduced and full drive low power double data rate standards are supported in IGLOO2 FPGA and SmartFusion2 SoC FPGA I/Os. This standard requires a differential amplifier input buffer and a push-pull output buffer.

Minimum and Maximum DC/AC Input and Output Levels Specification

Table 139 • LPDDR DC Recommended DC Operating Conditions

Parameter	Symbol	Min	Typ	Max
Supply voltage	V_{DDI}	1.71	1.8	1.89
Termination voltage	V_{TT}	0.838	0.900	0.964
Input reference voltage	V_{REF}	0.838	0.900	0.964

Table 140 • LPDDR DC Input Voltage Specification

Parameter	Symbol	Min	Max
DC input logic high	V_{IH} (DC)	$0.7 \times V_{DDI}$	1.89
DC input logic low	V_{IL} (DC)	-0.3	$0.3 \times V_{DDI}$
Input current high ¹	I_{IH} (DC)		
Input current low ¹	I_{IL} (DC)		

1. See [Table 24](#), page 22.

Table 141 • LPDDR DC Output Voltage Specification Reduced Drive

Parameter	Symbol	Min	Max
DC output logic high	V_{OH}	$0.9 \times V_{DDI}$	
DC output logic low	V_{OL}		$0.1 \times V_{DDI}$
Output minimum source DC current	I_{OH} at V_{OH}	0.1	
Output minimum sink current	I_{OL} at V_{OL}		-0.1

Table 142 • LPDDR DC Output Voltage Specification Full Drive¹

Parameter	Symbol	Min	Max
DC output logic high	V_{OH}	$0.9 \times V_{DDI}$	
DC output logic low	V_{OL}		$0.1 \times V_{DDI}$
Output minimum source DC current	I_{OH} at V_{OH}	0.1	
Output minimum sink current	I_{OL} at V_{OL}		-0.1

1. To meet JEDEC Electrical Compliance, use LPDDR Full Drive Transmitter.

Table 143 • LPDDR DC Differential Voltage Specification

Parameter	Symbol	Min
DC input differential voltage	V_{ID} (DC)	$0.4 \times V_{DDI}$

Table 159 • LPDDR-LVCMOS 1.8 V AC Switching Characteristics for Transmitter for DDRIO I/O Bank (Output and Tristate Buffers) (continued)

medium	3.246	3.819	2.686	3.16	3.236	3.807	5.542	6.52	4.936	5.807	ns	
medium_fast	3.066	3.607	2.525	2.971	3.054	3.593	5.405	6.359	4.811	5.66	ns	
fast	3.046	3.584	2.513	2.957	3.034	3.57	5.401	6.353	4.803	5.651	ns	
10 mA	slow	3.498	4.115	2.878	3.386	3.481	4.096	6.046	7.113	5.444	6.404	ns
	medium	3.138	3.692	2.569	3.023	3.126	3.678	5.782	6.803	5.129	6.034	ns
	medium_fast	2.966	3.489	2.414	2.841	2.951	3.472	5.666	6.665	5.013	5.897	ns
	fast	2.945	3.464	2.401	2.826	2.93	3.448	5.659	6.658	5.003	5.886	ns
12 mA	slow	3.417	4.02	2.807	3.303	3.401	4.002	6.083	7.156	5.464	6.428	ns
	medium	3.076	3.618	2.519	2.964	3.063	3.604	5.828	6.856	5.176	6.089	ns
	medium_fast	2.913	3.427	2.376	2.795	2.898	3.41	5.725	6.736	5.072	5.966	ns
	fast	2.894	3.405	2.362	2.78	2.879	3.388	5.715	6.724	5.064	5.957	ns
16 mA	slow	3.366	3.96	2.751	3.237	3.348	3.939	6.226	7.324	5.576	6.56	ns
	medium	3.03	3.565	2.47	2.906	3.017	3.55	5.981	7.036	5.282	6.214	ns
	medium_fast	2.87	3.377	2.328	2.739	2.854	3.358	5.895	6.935	5.18	6.094	ns
	fast	2.853	3.357	2.314	2.723	2.837	3.338	5.889	6.929	5.177	6.09	ns

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management).

2.3.7 Differential I/O Standards

Configuration of the I/O modules as a differential pair is handled by Microsemi SoC Products Group Libero software when the user instantiates a differential I/O macro in the design. Differential I/Os can also be used in conjunction with the embedded Input register (InReg), Output register (OutReg), Enable register (EnReg), and Double Data Rate registers (DDR).

2.3.7.1 LVDS

Low-Voltage Differential Signaling (ANSI/TIA/EIA-644) is a high-speed, differential I/O standard.

Minimum and Maximum Input and Output Levels

Table 160 • LVDS Recommended DC Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Supply voltage	V _{DDI}	2.375	2.5	2.625	V	2.5 V range
Supply voltage	V _{DDI}	3.15	3.3	3.45	V	3.3 V range

Table 161 • LVDS DC Input Voltage Specification

Parameter	Symbol	Min	Max	Unit	Conditions
DC Input voltage	V _I	0	2.925	V	2.5 V range
DC input voltage	V _I	0	3.45	V	3.3 V range
Input current high ¹	I _{IH} (DC)				
Input current low ¹	I _{IL} (DC)				

1. See Table 24, page 22.


Figure 7 • I/O Register Input Timing Diagram

Table 231 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 1K × 18 (continued)

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Block select hold time	T _{BLKHD}	0.216		0.254		ns
Block select to out disable time (when pipelined register is disabled)	T _{BLK2Q}		1.529		1.799	ns
Block select minimum pulse width	T _{BLKMPW}	0.186		0.219		ns
Read enable setup time	T _{RDESU}	0.449		0.528		ns
Read enable hold time	T _{RDEHD}	0.167		0.197		ns
Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)	T _{RDPLESU}	0.248		0.291		ns
Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)	T _{RDPLEHD}	0.102		0.12		ns
Asynchronous reset to output propagation delay	T _{R2Q}	–	1.506	–	1.772	ns
Asynchronous reset removal time	T _{RSTREM}	0.506		0.595		ns
Asynchronous reset recovery time	T _{RSTREC}	0.004		0.005		ns
Asynchronous reset minimum pulse width	T _{RSTMPW}	0.301		0.354		ns
Pipelined register asynchronous reset removal time	T _{PLRSTREM}	–0.279		–0.328		ns
Pipelined register asynchronous reset recovery time	T _{PLRSTREC}	0.327		0.385		ns
Pipelined register asynchronous reset minimum pulse width	T _{PLRSTMPW}	0.282		0.332		ns
Synchronous reset setup time	T _{SRSTSU}	0.226		0.265		ns
Synchronous reset hold time	T _{SRSTHD}	0.036		0.043		ns
Write enable setup time	T _{WESU}	0.39		0.458		ns
Write enable hold time	T _{WEHD}	0.242		0.285		ns
Maximum frequency	F _{MAX}		400		340	MHz

The following table lists the RAM1K18 – dual-port mode for depth × width configuration 2K × 9 in worst commercial-case conditions when T_J = 85 °C, V_{DD} = 1.14 V.

Table 232 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 2K × 9

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Clock period	T _{CY}	2.5		2.941		ns
Clock minimum pulse width high	T _{CLKMPWH}	1.125		1.323		ns
Clock minimum pulse width low	T _{CLKMPWL}	1.125		1.323		ns
Pipelined clock period	T _{PLCY}	2.5		2.941		ns
Pipelined clock minimum pulse width high	T _{PLCLKMPWH}	1.125		1.323		ns
Pipelined clock minimum pulse width low	T _{PLCLKMPWL}	1.125		1.323		ns
Read access time with pipeline register			0.334		0.393	ns
Read access time without pipeline register	T _{CLK2Q}		2.273		2.674	ns
Access time with feed-through write timing			1.529		1.799	ns

Table 239 • μSRAM (RAM128x9) in 128 × 9 Mode (continued)

Parameter	Symbol	-1		-Std	
		Min	Max	Min	Max
Read asynchronous reset removal time (pipelined clock)		-0.023		-0.027	ns
Read asynchronous reset removal time (non-pipelined clock)	T_{RSTREM}	0.046		0.054	ns
Read asynchronous reset recovery time (pipelined clock)		0.507		0.597	ns
Read asynchronous reset recovery time (non-pipelined clock)	T_{RSTREC}	0.236		0.278	ns
Read asynchronous reset to output propagation delay (with pipelined register enabled)	T_{R2Q}		0.835		0.982 ns
Read synchronous reset setup time	T_{SRSTSU}	0.271		0.319	ns
Read synchronous reset hold time	T_{SRSTHD}	0.061		0.071	ns
Write clock period	T_{CCY}	4		4	ns
Write clock minimum pulse width high	$T_{CCLKMPWH}$	1.8		1.8	ns
Write clock minimum pulse width low	$T_{CCLKMPWL}$	1.8		1.8	ns
Write block setup time	T_{BLKCSU}	0.404		0.476	ns
Write block hold time	T_{BLKCHD}	0.007		0.008	ns
Write input data setup time	T_{DINCSU}	0.115		0.135	ns
Write input data hold time	T_{DINCHD}	0.15		0.177	ns
Write address setup time	$T_{ADDRCSU}$	0.088		0.104	ns
Write address hold time	$T_{ADDRCHD}$	0.128		0.15	ns
Write enable setup time	T_{WECSU}	0.397		0.467	ns
Write enable hold time	T_{WECHD}	-0.026		-0.03	ns
Maximum frequency	F_{MAX}		250		250 MHz

The following table lists the μSRAM in 128 × 8 mode in worst commercial-case conditions when $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 240 • μSRAM (RAM128x8) in 128 × 8 Mode

Parameter	Symbol	-1		-Std	
		Min	Max	Min	Max
Read clock period	T_{CY}	4		4	ns
Read clock minimum pulse width high	$T_{CLKMPWH}$	1.8		1.8	ns
Read clock minimum pulse width low	$T_{CLKMPWL}$	1.8		1.8	ns
Read pipeline clock period	T_{PLCY}	4		4	ns
Read pipeline clock minimum pulse width high	$T_{PLCLKMPWH}$	1.8		1.8	ns
Read pipeline clock minimum pulse width low	$T_{PLCLKMPWL}$	1.8		1.8	ns
Read access time with pipeline register			0.266		0.313 ns
Read access time without pipeline register	T_{CLK2Q}		1.677		1.973 ns
Read address setup time in synchronous mode		0.301		0.354	ns
Read address setup time in asynchronous mode	T_{ADDRSU}	1.856		2.184	ns

The following table lists the µSRAM in 256×4 mode in worst commercial-case conditions when $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 241 • µSRAM (RAM256x4) in 256×4 Mode

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Read clock period	T_{CY}	4	4			ns
Read clock minimum pulse width high	$T_{CLKMPWH}$	1.8	1.8			ns
Read clock minimum pulse width low	$T_{CLKMPWL}$	1.8	1.8			ns
Read pipeline clock period	T_{PLCY}	4	4			ns
Read pipeline clock minimum pulse width high	$T_{PLCLKMPWH}$	1.8	1.8			ns
Read pipeline clock minimum pulse width low	$T_{PLCLKMPWL}$	1.8	1.8			ns
Read access time with pipeline register			0.27		0.31	ns
Read access time without pipeline register	T_{CLK2Q}		1.75		2.06	ns
Read address setup time in synchronous mode		0.301	0.354			ns
Read address setup time in asynchronous mode	T_{ADDRSU}	1.931	2.272			ns
Read address hold time in synchronous mode		0.121	0.142			ns
Read address hold time in asynchronous mode	T_{ADDRHD}	-0.65	-0.76			ns
Read enable setup time	T_{RDENSU}	0.278	0.327			ns
Read enable hold time	T_{RDENHD}	0.057	0.067			ns
Read block select setup time	T_{BLKSU}	1.839	2.163			ns
Read block select hold time	T_{BLKHD}	-0.65	-0.77			ns
Read block select to out disable time (when pipelined register is disabled)	T_{BLK2Q}		2.09		2.46	ns
Read asynchronous reset removal time (pipelined clock)		-0.02	-0.03			ns
Read asynchronous reset removal time (non-pipelined clock)	T_{RSTREM}	0.046	0.054			ns
Read asynchronous reset recovery time (pipelined clock)		0.507	0.597			ns
Read asynchronous reset recovery time (non-pipelined clock)	T_{RSTREC}	0.236	0.278			ns
Read asynchronous reset to output propagation delay (with pipelined register enabled)	T_{R2Q}		0.83		0.98	ns
Read synchronous reset setup time	T_{SRSTSU}	0.271	0.319			ns
Read synchronous reset hold time	T_{SRSTHD}	0.061	0.071			ns
Write clock period	T_{CCY}	4	4			ns
Write clock minimum pulse width high	$T_{CCLKMPWH}$	1.8	1.8			ns
Write clock minimum pulse width low	$T_{CCLKMPWL}$	1.8	1.8			ns
Write block setup time	T_{BLKCSU}	0.404	0.476			ns
Write block hold time	T_{BLKCHD}	0.007	0.008			ns
Write input data setup time	T_{DINCSU}	0.101	0.118			ns
Write input data hold time	T_{DINCHD}	0.137	0.161			ns
Write address setup time	$T_{ADDRCSU}$	0.088	0.104			ns

Table 241 • μSRAM (RAM256x4) in 256 × 4 Mode (continued)

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Write address hold time	T _{ADDRCHD}	0.245		0.288		ns
Write enable setup time	T _{WECSU}	0.397		0.467		ns
Write enable hold time	T _{WECHD}	-0.03		-0.03		ns
Maximum frequency	F _{MAX}		250	250	MHz	

The following table lists the μSRAM in 512 × 2 mode in worst commercial-case conditions when T_J = 85 °C, V_{DD} = 1.14 V.

Table 242 • μSRAM (RAM512x2) in 512 × 2 Mode

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Read clock period	T _{CY}	4		4		ns
Read clock minimum pulse width high	T _{CLKMPWH}	1.8		1.8		ns
Read clock minimum pulse width low	T _{CLKMPWL}	1.8		1.8		ns
Read pipeline clock period	T _{PLCY}	4		4		ns
Read pipeline clock minimum pulse width high	T _{PLCLKMPWH}	1.8		1.8		ns
Read pipeline clock minimum pulse width low	T _{PLCLKMPWL}	1.8		1.8		ns
Read access time with pipeline register	T _{CLK2Q}		0.27		0.31	ns
Read access time without pipeline register			1.76		2.08	ns
Read address setup time in synchronous mode	T _{ADDRSU}	0.301		0.354		ns
Read address setup time in asynchronous mode		1.96		2.306		ns
Read address hold time in synchronous mode	T _{ADDRHD}	0.137		0.161		ns
Read address hold time in asynchronous mode		-0.58		-0.68		ns
Read enable setup time	T _{RDENSU}	0.278		0.327		ns
Read enable hold time	T _{RDENHD}	0.057		0.067		ns
Read block select setup time	T _{BLKSU}	1.839		2.163		ns
Read block select hold time	T _{BLKHD}	-0.65		-0.77		ns
Read block select to out disable time (when pipelined register is disabled)	T _{BLK2Q}		2.14		2.52	ns
Read asynchronous reset removal time (pipelined clock)	T _{RSTREM}	-0.02		-0.03		ns
Read asynchronous reset removal time (non-pipelined clock)		0.046		0.054		ns
Read asynchronous reset recovery time (pipelined clock)	T _{RSTREC}	0.507		0.597		ns
Read asynchronous reset recovery time (non-pipelined clock)		0.236		0.278		ns
Read asynchronous reset to output propagation delay (with pipelined register enabled)	T _{R2Q}		0.83		0.98	ns
Read synchronous reset setup time	T _{SRSTSU}	0.271		0.319		ns
Read synchronous reset hold time	T _{SRSTHD}	0.061		0.071		ns

Table 243 • μSRAM (RAM1024x1) in 1024 × 1 Mode (continued)

Parameter	Symbol	-1		-Std	
		Min	Max	Min	Max
Read asynchronous reset recovery time (pipelined clock)	T _{RSTREC}	0.507		0.597	ns
Read asynchronous reset recovery time (non-pipelined clock)		0.236		0.278	ns
Read asynchronous reset to output propagation delay (with pipelined register enabled)	T _{R2Q}		0.83	0.98	ns
Read synchronous reset setup time	T _{SRSTSU}	0.271		0.319	ns
Read synchronous reset hold time	T _{SRSTHD}	0.061		0.071	ns
Write clock period	T _{CCY}	4		4	ns
Write clock minimum pulse width high	T _{CCLKMPWH}	1.8		1.8	ns
Write clock minimum pulse width low	T _{CCLKMPWL}	1.8		1.8	ns
Write block setup time	T _{BLKCSU}	0.404		0.476	ns
Write block hold time	T _{BLKCHD}	0.007		0.008	ns
Write input data setup time	T _{DINCSU}	0.003		0.004	ns
Write input data hold time	T _{DINCHD}	0.137		0.161	ns
Write address setup time	T _{ADDRCSU}	0.088		0.104	ns
Write address hold time	T _{ADDRCHD}	0.247		0.29	ns
Write enable setup time	T _{WECSU}	0.397		0.467	ns
Write enable hold time	T _{WECHD}	-0.03		-0.03	ns
Maximum frequency	F _{MAX}		250	250	MHz

2.3.13 Programming Times

The following tables list the programming times in typical conditions when T_J = 25 °C, V_{DD} = 1.2 V. External SPI flash part# AT25DF641-s3H is used during this measurement.

Table 244 • JTAG Programming (Fabric Only)

M2S/M2GL Device	Image size Bytes	Program	Verify	Unit
005	302672	22	10	Sec
010	568784	28	18	Sec
025	1223504	51	26	Sec
050	2424832	66	54	Sec
060	2418896	77	54	Sec
090	3645968	113	126	Sec
150	6139184	155	193	Sec

Table 262 • SmartFusion2 Cortex-M3 ISP Programming (Fabric Only)

M2S/M2GL Device	Image size Bytes	Authenticate	Program	Verify	Unit
005	302672	6	41	8	Sec
010	568784	10	48	14	Sec
025	1223504	21	61	29	Sec
050	2424832	39	82	50	Sec
060	2418896	44	87	54	Sec
090	3645968	66	112	79	Sec
150	6139184	108	162	128	Sec

Table 263 • SmartFusion2 Cortex-M3 ISP Programming (eNVM Only)

M2S/M2GL Device	Image size Bytes	Authenticate	Program	Verify	Unit
005	137536	3	64	4	Sec
010	274816	4	104	7	Sec
025	274816	4	104	8	Sec
050	2,78,528	4	102	8	Sec
060	268480	6	102	8	Sec
090	544496	10	179	15	Sec
150	544496	10	180	15	Sec

Table 264 • SmartFusion2 Cortex-M3 ISP Programming (Fabric and eNVM)

M2S/M2GL Device	Image size Bytes	Authenticate	Program	Verify	Unit
005	439296	9	83	11	Sec
010	842688	15	129	21	Sec
025	1497408	26	143	35	Sec
050	2695168	43	163	55	Sec
060	2686464	48	165	60	Sec
090	4190208	75	266	91	Sec
150	6682768	117	318	141	Sec

Table 265 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric Only)

M2S/M2GL Device	Auto Programming 100 kHz	Auto Update 25 MHz	Programming Recovery 12.5 MHz	Unit
005	69	49	50	Sec
010	99	57	57	Sec
025	150	64	63	Sec
050	55 ¹	Not Supported	Not Supported	Sec
060	313	105	104	Sec
090	449	131	130	Sec
150	730	179	183	Sec

1. Auto programming in 050 device is done through SC_SPI, and SPI CLK is set to 6.25 MHz.

Table 266 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only)

M2S/M2GL Device	Auto Programming 100 kHz	Auto Update 25 MHz	Programming Recovery 12.5 MHz	Unit
005	63	70	71	Sec
010	108	109	109	Sec
025	109	107	108	Sec
050	107	Not Supported	Not Supported	Sec
060	100	108	108	Sec
090	176	184	184	Sec
150	183	183	183	Sec

Table 267 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric and eNVM)

M2S/M2GL Device	Auto Programming 100 kHz	Auto Update 25 MHz	Programming Recovery 12.5 MHz	Unit
005	109	89	88	Sec
010	183	135	135	Sec
025	251	142	143	Sec
050	134	Not Supported	Not Supported	Sec
060	390	183	180	Sec
090	604	283	282	Sec
150	889	331	332	Sec

2.3.14 Math Block Timing Characteristics

The fundamental building block in any digital signal processing algorithm is the multiply-accumulate function. Each IGLOO2 and SmartFusion2 SoC math block supports 18×18 signed multiplication, dot product, and built-in addition, subtraction, and accumulation units to combine multiplication results efficiently. The following table lists the math blocks with all registers used in worst commercial-case conditions when $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 268 • Math Blocks with all Registers Used

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Input, control register setup time	T_{MISU}	0.149		0.176		ns
Input, control register hold time	T_{MIHD}	1.68		1.976		ns
CDIN input setup time	$T_{MOCDINSU}$	0.185		0.218		ns
CDIN input hold time	$T_{MOCDINHD}$	0.08		0.094		ns
Synchronous reset/enable setup time	$T_{MSRSTENSU}$	-0.419		-0.493		ns
Synchronous reset/enable hold time	$T_{MSRSTENHD}$	0.011		0.013		ns
Asynchronous reset removal time	$T_{MARSTREM}$	0		0		ns
Asynchronous reset recovery time	$T_{MARSTREC}$	0.088		0.104		ns
Output register clock to out delay	T_{MOCQ}		0.232		0.273	ns
CLK minimum period	T_{MCLKMP}	2.245		2.641		ns

The following table lists the math blocks with input bypassed and output registers used in worst commercial-case conditions when $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 269 • Math Block with Input Bypassed and Output Registers Used

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Output register setup time	T_{MOSU}	2.294		2.699		ns
Output register hold time	T_{MOHD}	1.68		1.976		ns
CDIN input setup time	$T_{MOCDINSU}$	0.115		0.136		ns
CDIN input hold time	$T_{MOCDINHD}$	-0.444		-0.522		ns
Synchronous reset/enable setup time	$T_{MSRSTENSU}$	-0.419		-0.493		ns
Synchronous reset/enable hold time	$T_{MSRSTENHD}$	0.011		0.013		ns
Asynchronous reset removal time	$T_{MARSTREM}$	0		0		ns
Asynchronous reset recovery time	$T_{MARSTREC}$	0.014		0.017		ns
Output register clock to out delay	T_{MOCQ}		0.232		0.273	ns
CLK minimum period	T_{MCLKMP}	2.179		2.563		ns

2.3.24 Power-up to Functional Times

The following table lists the SmartFusion2 power-up to functional times in worst-case industrial conditions when $T_J = 100^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 288 • Power-up to Functional Times for SmartFusion2

Symbol	From	To	Description	Maximum Power-up to Functional Time for SmartFusion2 (uS)						
				005	010	025	050	060	090	150
$T_{POR2OUT}$	POWER_ON _RESET_N	Output available at I/O	Fabric to output	647	500	531	483	474	524	647
$T_{POR2MSSRST}$	POWER_ON _RESET_N	MSS_RESET_T_N_M2F	Fabric to MSS	644	497	528	480	468	518	641
$T_{MSSRST2OUT}$	MSS_RESET_N_M2F	Output available at I/O	MSS to output	3.6	3.6	3.6	3.4	4.9	4.8	4.8
$T_{VDD2OUT}$	V_{DD}	Output available at I/O	V_{DD} at its minimum threshold level to output	3096	2975	3012	2959	2869	2992	3225
$T_{VDD2POR}$	V_{DD}	POWER_ON_RESET_N	V_{DD} at its minimum threshold level to fabric	2476	2487	2496	2486	2406	2563	2602
$T_{VDD2MSSRST}$	V_{DD}	MSS_RESET_T_N_M2F	V_{DD} at its minimum threshold level to MSS	3093	2972	3008	2956	2864	2987	3220
$T_{VDD2WPU}$	DEVRST_N	DDRIO Inbuf weak pull	DEVRST_N to Inbuf weak pull	2500	2487	2509	2475	2507	2519	2617
	DEVRST_N	MSIO Inbuf weak pull	DEVRST_N to Inbuf weak pull	2504	2491	2510	2478	2517	2525	2620
	DEVRST_N	MSIOD Inbuf weak pull	DEVRST_N to Inbuf weak pull	2479	2468	2493	2458	2486	2499	2595

Note: For more information about power-up times, see [UG0331: SmartFusion2 Microcontroller Subsystem User Guide](#).

Table 293 • Flash*Freeze Entry and Exit Times (continued)

Parameter	Symbol	Entry/Exit Timing FCLK = 100MHz		Entry/Exit Timing FCLK = 3 MHz		
		005, 010, 025, 060, 090, and	150	050	All Devices	Unit
Exit time with respect to the fabric PLL lock ¹	TFF_EXIT	1.5	1.5	1.5	ms	eNVM and MSS/HPMS PLL = ON during F*F
		1.5	1.5	1.5		eNVM and MSS/HPMS PLL = OFF during F*F and both are turned back on at exit
Exit time with respect to the fabric buffer output	TFF_EXIT	21	15	21	μs	eNVM and MSS/HPMS PLL = ON during F*F
		65	55	65		eNVM and MSS/HPMS PLL = OFF during F*F and both are turned back on at exit

1. PLL Lock Delay set to 1024 cycles (default).

2.3.28 DDR Memory Interface Characteristics

The following table lists the DDR memory interface characteristics in worst-case industrial conditions when $T_J = 100^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 294 • DDR Memory Interface Characteristics

Standard	Supported Data Rate		
	Min	Max	Unit
DDR3	667	667	Mbps
DDR2	667	667	Mbps
LPDDR	50	400	Mbps

2.3.29 SFP Transceiver Characteristics

IGLOO2 and SmartFusion2 SerDes complies with small form-factor pluggable (SFP) requirements as specified in SFP INF-80741. The following table provides the electrical characteristics.

The following table lists the SFP transceiver electrical characteristics in worst-case industrial conditions when $T_J = 100^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 295 • SFP Transceiver Electrical Characteristics

Pin	Direction	Differential Peak-Peak Voltage		
		Min	Max	Unit
RD+/- ¹	Output	1600	2400	mV
TD+/- ²	Input	350	2400	mV

- Based on default SerDes transmitter settings for PCIe Gen1. Lower amplitudes are available through programming changes to TX_AMP setting.
- Based on Input Voltage Common-Mode (VICM) = 0 V. Requires AC Coupling.

2.3.31.2 SmartFusion2 Inter-Integrated Circuit (I^2C) Characteristics

This section describes the DC and switching of the I^2C interface. Unless otherwise noted, all output characteristics given are for a 100 pF load on the pins. For timing parameter definitions, see [Figure 21](#), page 125.

The following table lists the I^2C characteristics in worst-case industrial conditions when $T_J = 100^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$

Table 303 • I²C Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Input low voltage	V_{IL}	-0.3		0.8	V	See Single-Ended I/O Standards , page 24 for more information. I/O standard used for illustration: MSIO bank–LVTTL 8 mA low drive.
Input high voltage	V_{IH}	2		3.45	V	See Single-Ended I/O Standards , page 24 for more information. I/O standard used for illustration: MSIO bank–LVTTL 8 mA low drive.
Hysteresis of schmitt triggered inputs for $V_{DDI} > 2\text{ V}$	V_{HYS}		0.05 × V_{DDI}		V	See Table 28 , page 23 for more information.
Input current high	I_{IL}			10	μA	See Single-Ended I/O Standards , page 24 for more information.
Input current low	I_{IH}			10	μA	See Single-Ended I/O Standards , page 24 for more information.
Input rise time	T_{ir}			1000	ns	Standard mode
				300	ns	Fast mode
Input fall time	T_{if}			300	ns	Standard mode
				300	ns	Fast mode
Maximum output voltage low (open drain) at 3 mA sink current for $V_{DDI} > 2\text{ V}$	V_{OL}			0.4	V	See Single-Ended I/O Standards , page 24 for more information. I/O standard used for illustration: MSIO bank–LVTTL 8 mA low drive.
Pin capacitance	C_{in}			10	pF	$V_{IN} = 0, f = 1.0\text{ MHz}$
Output fall time from $V_{IH\text{Min}}$ to $V_{IL\text{Max}}^1$	t_{OF}^1		21.04		ns	$V_{IH\text{min}} \text{ to } V_{IL\text{max}}, CLOAD = 400\text{ pF}$
			5.556		ns	$V_{IH\text{min}} \text{ to } V_{IL\text{max}}, CLOAD = 100\text{ pF}$
Output rise time from $V_{IL\text{Max}}$ to $V_{IH\text{Min}}^1$	t_{OR}^1		19.887		ns	$V_{IL\text{max}} \text{ to } V_{IH\text{min}}, CLOAD = 400\text{ pF}$
			5.218		ns	$V_{IL\text{max}} \text{ to } V_{IH\text{min}}, CLOAD = 100\text{ pF}$
Output buffer maximum pull-down resistance ^{2, 3}	$R_{pull-up}^{2,3}$			50	Ω	
Output buffer maximum pull-up resistance ^{2, 4}	$R_{pull-down}^{2,4}$			131.25	Ω	