



Welcome to [E-XFL.COM](#)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	56340
Total RAM Bits	1869824
Number of I/O	200
Number of Gates	-
Voltage - Supply	1.14V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	325-TFBGA, FCBGA
Supplier Device Package	325-FCBGA (11x11)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/m2gl050t-1fcs325">https://www.e-xfl.com/product-detail/microchip-technology/m2gl050t-1fcs325</a>

**Figure 1 • High Temperature Data Retention (HTR)**

### 2.3.1.1 Overshoot/Undershoot Limits

For AC signals, the input signal may undershoot during transitions to  $-1.0\text{ V}$  for no longer than 10% of the period. The current during the transition must not exceed 100 mA.

For AC signals, the input signal may overshoot during transitions to  $V_{CC1} + 1.0\text{ V}$  for no longer than 10% of the period. The current during the transition must not exceed 100 mA.

**Note:** The above specifications do not apply to the PCI standard. The IGLOO2 and SmartFusion2 PCI I/Os are compliant with the PCI standard including the PCI overshoot/undershoot specifications.

### 2.3.1.2 Thermal Characteristics

The temperature variable in the Microsemi SoC Products Group Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption causes the chip's junction temperature to be higher than the ambient, case, or board temperatures.

EQ1 through EQ3 give the relationship between thermal resistance, temperature gradient, and power.

$$\theta_{JA} = \frac{T_J - T_A}{P} \quad EQ\ 1$$

$$\theta_{JB} = \frac{T_J - T_B}{P} \quad EQ\ 2$$

$$\theta_{JC} = \frac{T_J - T_C}{P} \quad EQ\ 3$$

**AC Switching Characteristics**Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 1.425\text{ V}$ **Table 67 • LVC MOS 1.5 V Receiver Characteristics for DDRIO I/O Bank with Fixed Codes (Input Buffers)**

On-Die Termination (ODT)	T <sub>PY</sub>		T <sub>PYS</sub>		Unit
	-1	-Std	-1	-Std	
None	2.051	2.413	2.086	2.455	ns

**Table 68 • LVC MOS 1.5 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

On-Die Termination (ODT)	T <sub>PY</sub>		T <sub>PYS</sub>		Unit
	-1	-Std	-1	-Std	
None	3.311	3.896	3.285	3.865	ns
50	3.654	4.299	3.623	4.263	ns
75	3.533	4.156	3.501	4.119	ns
150	3.415	4.018	3.388	3.986	ns

**Table 69 • LVC MOS 1.5 V Receiver Characteristics for MSIOD I/O Bank (Input Buffers)**

On-Die Termination (ODT)	T <sub>PY</sub>		T <sub>PYS</sub>		Unit
	-1	-Std	-1	-Std	
None	2.959	3.481	2.93	3.447	ns
50	3.298	3.88	3.268	3.845	ns
75	3.162	3.719	3.128	3.68	ns
150	3.053	3.592	3.021	3.554	ns

**Table 70 • LVC MOS 1.5 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

Output Drive Selection	Slew Control	T <sub>DP</sub>		T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub> <sup>1</sup>		T <sub>LZ</sub> <sup>1</sup>		Unit
		-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	-Std	
2 mA	Slow	5.122	6.026	4.31	5.07	5.145	6.052	5.258	6.186	4.672	5.496	ns
	Medium	4.58	5.389	3.86	4.54	4.6	5.411	4.977	5.855	4.357	5.126	ns
	Medium fast	4.323	5.086	3.629	4.269	4.341	5.107	4.804	5.652	4.228	4.974	ns
	Fast	4.296	5.054	3.609	4.245	4.314	5.075	4.791	5.636	4.219	4.963	ns
4 mA	Slow	4.449	5.235	3.707	4.361	4.443	5.227	6.058	7.127	5.458	6.421	ns
	Medium	3.961	4.66	3.264	3.839	3.954	4.651	5.778	6.797	5.116	6.018	ns
	Medium fast	3.729	4.387	3.043	3.579	3.72	4.376	5.63	6.624	4.981	5.86	ns
	Fast	3.704	4.358	3.027	3.56	3.695	4.347	5.624	6.617	4.973	5.851	ns

**Table 82 • LVC MOS 1.2 V Receiver Characteristics for MSIOD I/O Bank (Input Buffers)**

On-Die Termination (ODT)	T <sub>PY</sub>			T <sub>PYS</sub>			Unit
	-1	-Std	-1	-Std	-1	-Std	
None	4.154	4.887	4.114	4.84	ns		
50	6.918	8.139	6.806	8.008	ns		
75	5.613	6.603	5.533	6.509	ns		
150	4.716	5.549	4.657	5.479	ns		

**Table 83 • LVC MOS 1.2 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

Output Drive Selection	Slew Control	T <sub>DP</sub>		T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub> <sup>1</sup>		T <sub>LZ</sub> <sup>1</sup>		Unit
		-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	-Std	
2 mA	Slow	6.713	7.897	5.362	6.308	6.723	7.909	7.233	8.51	6.375	7.499	ns
	Medium	5.912	6.955	4.616	5.43	5.915	6.959	6.887	8.102	6.009	7.069	ns
	Medium fast	5.5	6.469	4.231	4.978	5.5	6.471	6.672	7.849	5.835	6.865	ns
	Fast	5.462	6.426	4.194	4.935	5.463	6.427	6.646	7.819	5.828	6.857	ns
4 mA	Slow	6.109	7.186	4.708	5.539	6.098	7.174	8.005	9.418	7.033	8.274	ns
	Medium	5.355	6.299	4.034	4.746	5.338	6.28	7.637	8.985	6.672	7.849	ns
	Medium fast	4.953	5.826	3.685	4.336	4.932	5.802	7.44	8.752	6.499	7.646	ns
	Fast	4.911	5.777	3.658	4.303	4.89	5.754	7.427	8.737	6.488	7.632	ns
6 mA	Slow	5.89	6.929	4.506	5.301	5.874	6.911	8.337	9.808	7.315	8.605	ns
	Medium	5.176	6.089	3.862	4.543	5.155	6.065	7.986	9.394	6.943	8.168	ns
	Medium fast	4.792	5.637	3.523	4.145	4.765	5.606	7.808	9.186	6.775	7.97	ns
	Fast	4.754	5.593	3.486	4.101	4.728	5.563	7.777	9.149	6.769	7.963	ns

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 84 • LVC MOS 1.2 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

Output Drive Selection	Slew Control	T <sub>DP</sub>		T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub> <sup>1</sup>		T <sub>LZ</sub> <sup>1</sup>		Unit
		-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	-Std	
2 mA	Slow	6.746	7.937	7.458	8.774	8.172	9.614	9.867	11.608	8.393	9.874	ns
4 mA	Slow	7.068	8.315	6.678	7.857	7.474	8.793	10.986	12.924	9.043	10.638	ns

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 118 • DDR1/SSTL2 Class II Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

	$T_{DP}$		$T_{ZL}$		$T_{ZH}$		$T_{HZ}$		$T_{LZ}$		Unit
	-1	-Std									
Single-ended	2.29	2.693	1.988	2.338	1.978	2.326	1.989	2.34	1.979	2.328	ns
Differential	2.418	2.846	2.304	2.711	2.297	2.702	2.131	2.506	2.124	2.499	ns

**2.3.6.4 Stub-Series Terminated Logic 1.8 V (SSTL18)**

SSTL18 Class I and Class II are supported in IGLOO2 and SmartFusion2 SoC FPGAs, and also comply with the reduced and full drive double date rate (DDR2) standard. IGLOO2 and SmartFusion2 SoC FPGA I/Os support both standards for single-ended signaling and differential signaling for SSTL18. This standard requires a differential amplifier input buffer and a push-pull output buffer.

**Minimum and Maximum DC/AC Input and Output Levels Specification****Table 119 • SSTL18 DC Recommended DC Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{DDI}$	1.71	1.8	1.89	V
Termination voltage	$V_{TT}$	0.838	0.900	0.964	V
Input reference voltage	$V_{REF}$	0.838	0.900	0.964	V

**Table 120 • SSTL18 DC Input Voltage Specification**

Parameter	Symbol	Min	Max	Unit
DC input logic high	$V_{IH}$ (DC)	$V_{REF} + 0.125$	1.89	V
DC input logic low	$V_{IL}$ (DC)	-0.3	$V_{REF} - 0.125$	V
Input current high <sup>1</sup>	$I_{IH}$ (DC)			
Input current low <sup>1</sup>	$I_{IL}$ (DC)			

1. See Table 24, page 22.

**Table 121 • SSTL18 DC Output Voltage Specification**

Parameter	Symbol	Min	Max	Unit
<b>SSTL18 Class I (DDR2 Reduced Drive)</b>				
DC output logic high	$V_{OH}$	$V_{TT} + 0.603$		V
DC output logic low	$V_{OL}$		$V_{TT} - 0.603$	V
Output minimum source DC current (DDRIO I/O bank only)	$I_{OH}$ at $V_{OH}$	6.5		mA
Output minimum sink current (DDRIO I/O bank only)	$I_{OL}$ at $V_{OL}$	-6.5		mA
<b>SSTL18 Class II (DDR2 Full Drive)<sup>1</sup></b>				
DC output logic high	$V_{OH}$	$V_{TT} + 0.603$		V
DC output logic low	$V_{OL}$		$V_{TT} - 0.603$	V
Output minimum source DC current (DDRIO I/O bank only)	$I_{OH}$ at $V_{OH}$	13.4		mA
Output minimum sink current (DDRIO I/O bank only)	$I_{OL}$ at $V_{OL}$	-13.4		mA

1. To meet JEDEC Electrical Compliance, use DDR2 Full Drive Transmitter.

### 2.3.6.6 Low Power Double Data Rate (LPDDR)

LPDDR reduced and full drive low power double data rate standards are supported in IGLOO2 FPGA and SmartFusion2 SoC FPGA I/Os. This standard requires a differential amplifier input buffer and a push-pull output buffer.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 139 • LPDDR DC Recommended DC Operating Conditions**

Parameter	Symbol	Min	Typ	Max
Supply voltage	$V_{DDI}$	1.71	1.8	1.89
Termination voltage	$V_{TT}$	0.838	0.900	0.964
Input reference voltage	$V_{REF}$	0.838	0.900	0.964

**Table 140 • LPDDR DC Input Voltage Specification**

Parameter	Symbol	Min	Max
DC input logic high	$V_{IH}$ (DC)	$0.7 \times V_{DDI}$	1.89
DC input logic low	$V_{IL}$ (DC)	-0.3	$0.3 \times V_{DDI}$
Input current high <sup>1</sup>	$I_{IH}$ (DC)		
Input current low <sup>1</sup>	$I_{IL}$ (DC)		

1. See Table 24, page 22.

**Table 141 • LPDDR DC Output Voltage Specification Reduced Drive**

Parameter	Symbol	Min	Max
DC output logic high	$V_{OH}$	$0.9 \times V_{DDI}$	
DC output logic low	$V_{OL}$		$0.1 \times V_{DDI}$
Output minimum source DC current	$I_{OH}$ at $V_{OH}$	0.1	
Output minimum sink current	$I_{OL}$ at $V_{OL}$		-0.1

**Table 142 • LPDDR DC Output Voltage Specification Full Drive<sup>1</sup>**

Parameter	Symbol	Min	Max
DC output logic high	$V_{OH}$	$0.9 \times V_{DDI}$	
DC output logic low	$V_{OL}$		$0.1 \times V_{DDI}$
Output minimum source DC current	$I_{OH}$ at $V_{OH}$	0.1	
Output minimum sink current	$I_{OL}$ at $V_{OL}$		-0.1

1. To meet JEDEC Electrical Compliance, use LPDDR Full Drive Transmitter.

**Table 143 • LPDDR DC Differential Voltage Specification**

Parameter	Symbol	Min
DC input differential voltage	$V_{ID}$ (DC)	$0.4 \times V_{DDI}$

**AC Switching Characteristics**

Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$ .

**Table 210 • RSDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)**

On-Die Termination (ODT)	T <sub>PY</sub>		
	-1	-Std	Unit
None	2.855	3.359	ns
100	2.85	3.353	ns

**Table 211 • RSDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers)**

On-Die Termination (ODT)	T <sub>PY</sub>		
	-1	-Std	Unit
None	2.602	3.061	ns
100	2.597	3.055	ns

**Table 212 • RSDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)**

T <sub>DP</sub>	T <sub>ZL</sub>	T <sub>ZH</sub>	T <sub>HZ</sub>	T <sub>LZ</sub>						
-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	-Std	Unit
2.097	2.467	2.303	2.709	2.291	2.695	1.961	2.307	1.947	2.29	ns

**Table 213 • RSDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers)**

	T <sub>DP</sub>	T <sub>ZL</sub>	T <sub>ZH</sub>	T <sub>HZ</sub>	T <sub>LZ</sub>						
	-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	-Std	Unit
No pre-emphasis	1.614	1.899	1.559	1.834	1.55	1.823	1.59	1.87	1.575	1.852	ns
Min pre-emphasis	1.604	1.887	1.742	2.05	1.728	2.032	1.889	2.222	1.858	2.185	ns
Med pre-emphasis	1.521	1.79	1.753	2.062	1.737	2.043	1.9	2.235	1.868	2.197	ns
Max pre-emphasis	1.492	1.754	1.762	2.073	1.745	2.052	1.91	2.247	1.876	2.206	ns

**2.3.7.6 LVPECL**

Low-Voltage Positive Emitter-Coupled Logic (LVPECL) is another differential I/O standard. It requires that one data bit be carried through two signal lines. Similar to LVDS, two pins are needed. It also requires external resistor termination. IGLOO2 and SmartFusion2 SoC FPGAs support only LVPECL receivers and do not support LVPECL transmitters.

**Minimum and Maximum Input and Output Levels (Applicable to MSIO I/O Bank Only)**

**Table 214 • LVPECL Recommended DC Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{DDI}$	3.15	3.3	3.45	V

**Table 215 • LVPECL DC Input Voltage Specification**

Parameter	Symbol	Min	Max	Unit
DC input voltage	$V_I$	0	3.45	V

**Table 216 • LVPECL DC Differential Voltage Specification**

Parameter	Symbol	Min	Typ	Max	Unit
Input common mode voltage	$V_{ICM}$	0.3		2.8	V
Input differential voltage	$V_{IDIFF}$	100	300	1,000	mV

**Table 217 • LVPECL Minimum and Maximum AC Switching Speeds**

Parameter	Symbol	Max	Unit
Maximum data rate	$D_{MAX}$	900	Mbps

### AC Switching Characteristics

Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$ .


**Table 218 • LVPECL Receiver Characteristics for MSIO I/O Bank**


On-Die Termination (ODT)	$T_{PY}$		Unit
	-1	-Std	
None	2.572	3.025	ns
100	2.569	3.023	ns


## 2.3.8 I/O Register Specifications

This section describes input and output register specifications.

### 2.3.8.1 Input Register

**Figure 6 • Timing Model for Input Register**

**Figure 7 • I/O Register Input Timing Diagram**

**Figure 9 • I/O Register Output Timing Diagram**

The following table lists the output/enable propagation delays in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 220 • Output/Enable Data Register Propagation Delays**

Parameter	Symbol	Measuring Nodes (from, to) <sup>1</sup>	-1	-Std	Unit
Bypass delay of the output/enable register	$T_{OBYP}$	F, G or H, I	0.353	0.415	ns
Clock-to-Q of the output/enable register	$T_{OCLKQ}$	E, G or E, I	0.263	0.309	ns
Data setup time for the output/enable register	$T_{OSUD}$	A, E or J, E	0.19	0.223	ns
Data hold time for the output/enable register	$T_{OHD}$	A, E or J, E	0	0	ns
Enable setup time for the output/enable register	$T_{OSUE}$	B, E	0.419	0.493	ns
Enable hold time for the output/enable register	$T_{OHE}$	B, E	0	0	ns
Synchronous load setup time for the output/enable register	$T_{OOSUSL}$	D, E	0.196	0.231	ns
Synchronous load hold time for the output/enable register	$T_{OHSL}$	D, E	0	0	ns
Asynchronous clear-to-q of the output/enable register ( $ADn = 1$ )	$T_{OALN2Q}$	C, G or C, I	0.505	0.594	ns
Asynchronous preset-to-q of the output/enable register ( $ADn = 0$ )		C, G or C, I	0.528	0.621	ns
Asynchronous load removal time for the output/enable register	$T_{OREMALN}$	C, E	0	0	ns
Asynchronous load recovery time for the output/enable register	$T_{ORECALN}$	C, E	0.034	0.04	ns
Asynchronous load minimum pulse width for the output/enable register	$T_{OWALN}$	C, C	0.304	0.357	ns
Clock minimum pulse width high for the output/enable register	$T_{OCKMPWH}$	E, E	0.075	0.088	ns
Clock minimum pulse width low for the output/enable register	$T_{OCKMPWL}$	E, E	0.159	0.187	ns


1. For the derating values at specific junction temperature and voltage supply levels, see Table 16, page 14 for derating values.


### 2.3.9 DDR Module Specification


This section describes input and output DDR module and timing specifications.

#### 2.3.9.1 Input DDR Module

**Figure 10 • Input DDR Module**



**2.3.9.4 Output DDR Module****Figure 12 • Output DDR Module**

**Figure 13 • Output DDR Timing Diagram****2.3.9.5 Timing Characteristics**

The following table lists the output DDR propagation delays in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 222 • Output DDR Propagation Delays**

Symbol	Description	Measuring Nodes (from, to)	-1	-Std	Unit
$T_{DDROCLKQ}$	Clock-to-out of DDR for output DDR	E, G	0.263	0.309	ns
$T_{DDROSUDF}$	Data_F data setup for output DDR	F, E	0.143	0.168	ns
$T_{DDROSUDR}$	Data_R data setup for output DDR	A, E	0.19	0.223	ns
$T_{DDROHDF}$	Data_F data hold for output DDR	F, E	0	0	ns
$T_{DDROHDR}$	Data_R data hold for output DDR	A, E	0	0	ns
$T_{DDROSUE}$	Enable setup for input DDR	B, E	0.419	0.493	ns
$T_{DDROHE}$	Enable hold for input DDR	B, E	0	0	ns
$T_{DDROSUSLN}$	Synchronous load setup for input DDR	D, E	0.196	0.231	ns
$T_{DDROHSLN}$	Synchronous load hold for input DDR	D, E	0	0	ns
$T_{DDROAL2Q}$	Asynchronous load-to-out for output DDR	C, G	0.528	0.621	ns
$T_{DDROREMAL}$	Asynchronous load removal time for output DDR	C, E	0	0	ns
$T_{DDRORECAL}$	Asynchronous load recovery time for output DDR	C, E	0.034	0.04	ns

### 2.3.11 Global Resource Characteristics

The IGLOO2 and SmartFusion2 SoC FPGA devices offer a powerful, low skew global routing network which provides an effective clock distribution throughout the FPGA fabric. See *UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide* for the positions of various global routing resources.

The following table lists the 150 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 225 • 150 Device Global Resource**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>		<b>Unit</b>
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
Input low delay for global clock	$T_{RCKL}$	0.83	0.911	0.831	0.913	ns
Input high delay for global clock	$T_{RCKH}$	1.457	1.588	1.715	1.869	ns
Maximum skew for global clock	$T_{RCKSW}$		0.131		0.154	ns

The following table lists the 090 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 226 • 090 Device Global Resource**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>		<b>Unit</b>
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
Input low delay for global clock	$T_{RCKL}$	0.835	0.888	0.833	0.886	ns
Input high delay for global clock	$T_{RCKH}$	1.405	1.489	1.654	1.752	ns
Maximum skew for global clock	$T_{RCKSW}$		0.084		0.098	ns

The following table lists the 050 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 227 • 050 Device Global Resource**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>		<b>Unit</b>
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
Input low delay for global clock	$T_{RCKL}$	0.827	0.897	0.826	0.896	ns
Input high delay for global clock	$T_{RCKH}$	1.419	1.53	1.671	1.8	ns
Maximum skew for global clock	$T_{RCKSW}$		0.111		0.129	ns

The following table lists the 025 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 228 • 025 Device Global Resource**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>		<b>Unit</b>
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
Input low delay for global clock	$T_{RCKL}$	0.747	0.799	0.745	0.797	ns
Input high delay for global clock	$T_{RCKH}$	1.294	1.378	1.522	1.621	ns
Maximum skew for global clock	$T_{RCKSW}$		0.084		0.099	ns

The following table lists the 010 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 229 • 010 Device Global Resource**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Input low delay for global clock	$T_{RCKL}$	0.626	0.669	0.627	0.668	ns
Input high delay for global clock	$T_{RCKH}$	1.112	1.182	1.308	1.393	ns
Maximum skew for global clock	$T_{RCKSW}$		0.07		0.085	ns

The following table lists the 005 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 230 • 005 Device Global Resource**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Input low delay for global clock	$T_{RCKL}$	0.625	0.66	0.628	0.66	ns
Input high delay for global clock	$T_{RCKH}$	1.126	1.187	1.325	1.397	ns
Maximum skew for global clock	$T_{RCKSW}$		0.061		0.072	ns

## 2.3.12 FPGA Fabric SRAM

See *UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide* for more information.

### 2.3.12.1 FPGA Fabric Large SRAM (LSRAM)

The following table lists the RAM1K18 – dual-port mode for depth × width configuration 1K × 18 in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 231 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 1K × 18**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Clock period	$T_{CY}$	2.5		2.941		ns
Clock minimum pulse width high	$T_{CLKMPWH}$	1.125		1.323		ns
Clock minimum pulse width low	$T_{CLKMPWL}$	1.125		1.323		ns
Pipelined clock period	$T_{PLCY}$	2.5		2.941		ns
Pipelined clock minimum pulse width high	$T_{PLCLKMPWH}$	1.125		1.323		ns
Pipelined clock minimum pulse width low	$T_{PLCLKMPWL}$	1.125		1.323		ns
Read access time with pipeline register			0.334		0.393	ns
Read access time without pipeline register	$T_{CLK2Q}$		2.273		2.674	ns
Access time with feed-through write timing			1.529		1.799	ns
Address setup time	$T_{ADDRSU}$	0.441		0.519		ns
Address hold time	$T_{ADDRHD}$	0.274		0.322		ns
Data setup time	$T_{DSU}$	0.341		0.401		ns
Data hold time	$T_{DHD}$	0.107		0.126		ns
Block select setup time	$T_{BLKSU}$	0.207		0.244		ns

The following table lists the RAM1K18 – dual-port mode for depth × width configuration 8K × 2 in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 234 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 8K × 2**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>	
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>
Clock period	$T_{CY}$	2.5	2.941		ns
Clock minimum pulse width high	$T_{CLKMPWH}$	1.125	1.323		ns
Clock minimum pulse width low	$T_{CLKMPWL}$	1.125	1.323		ns
Pipelined clock period	$T_{PLCY}$	2.5	2.941		ns
Pipelined clock minimum pulse width high	$T_{PLCLKMPWH}$	1.125	1.323		ns
Pipelined clock minimum pulse width low	$T_{PLCLKMPWL}$	1.125	1.323		ns
Read access time with pipeline register			0.32	0.377	ns
Read access time without pipeline register	$T_{CLK2Q}$		2.272	2.673	ns
Access time with feed-through write timing			1.511	1.778	ns
Address setup time	$T_{ADDRSU}$	0.612	0.72		ns
Address hold time	$T_{ADDRHD}$	0.274	0.322		ns
Data setup time	$T_{DSU}$	0.33	0.388		ns
Data hold time	$T_{DHD}$	0.082	0.096		ns
Block select setup time	$T_{BLKSU}$	0.207	0.244		ns
Block select hold time	$T_{BLKHD}$	0.216	0.254		ns
Block select to out disable time (when pipelined register is disabled)	$T_{BLK2Q}$		1.511	1.778	ns
Block select minimum pulse width	$T_{BLKMPW}$	0.186	0.219		ns
Read enable setup time	$T_{RDESU}$	0.529	0.622		ns
Read enable hold time	$T_{RDEHD}$	0.071	0.083		ns
Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)	$T_{RDPLESU}$	0.248	0.291		ns
Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)	$T_{RDPLEHD}$	0.102	0.12		ns
Asynchronous reset to output propagation delay	$T_{R2Q}$		1.528	1.797	ns
Asynchronous reset removal time	$T_{RSTREM}$	0.506	0.595		ns
Asynchronous reset recovery time	$T_{RSTREC}$	0.004	0.005		ns
Asynchronous reset minimum pulse width	$T_{RSTMPW}$	0.301	0.354		ns
Pipelined register asynchronous reset removal time	$T_{PLRSTREM}$	-0.279	-0.328		ns
Pipelined register asynchronous reset recovery time	$T_{PLRSTREC}$	0.327	0.385		ns
Pipelined register asynchronous reset minimum pulse width	$T_{PLRSTMPW}$	0.282	0.332		ns
Synchronous reset setup time	$T_{SRSTSU}$	0.226	0.265		ns
Synchronous reset hold time	$T_{SRSTHD}$	0.036	0.043		ns
Write enable setup time	$T_{WESU}$	0.488	0.574		ns
Write enable hold time	$T_{WEHD}$	0.048	0.057		ns
Maximum frequency	$F_{MAX}$		400	340	MHz

The following table lists the RAM1K18 – dual-port mode for depth × width configuration 16K × 1 in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 235 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 16K × 1**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>	
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>
Clock period	$T_{CY}$	2.5		2.941	ns
Clock minimum pulse width high	$T_{CLKMPWH}$	1.125		1.323	ns
Clock minimum pulse width low	$T_{CLKMPWL}$	1.125		1.323	ns
Pipelined clock period	$T_{PLCY}$	2.5		2.941	ns
Pipelined clock minimum pulse width high	$T_{PLCLKMPWH}$	1.125		1.323	ns
Pipelined clock minimum pulse width low	$T_{PLCLKMPWL}$	1.125		1.323	ns
Read access time with pipeline register			0.32	0.377	ns
Read access time without pipeline register	$T_{CLK2Q}$		2.269	2.669	ns
Access time with feed-through write timing			1.51	1.777	ns
Address setup time	$T_{ADDRSU}$	0.626		0.737	ns
Address hold time	$T_{ADDRHD}$	0.274		0.322	ns
Data setup time	$T_{DSU}$	0.322		0.378	ns
Data hold time	$T_{DHD}$	0.082		0.096	ns
Block select setup time	$T_{BLKSU}$	0.207		0.244	ns
Block select hold time	$T_{BLKHD}$	0.216		0.254	ns
Block select to out disable time (when pipelined register is disabled)	$T_{BLK2Q}$		1.51	1.777	ns
Block select minimum pulse width	$T_{BLKMPW}$	0.186		0.219	ns
Read enable setup time	$T_{RDESU}$	0.53		0.624	ns
Read enable hold time	$T_{RDEHD}$	0.071		0.083	ns
Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)	$T_{RDPLESU}$	0.248		0.291	ns
Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)	$T_{RDPLEHD}$	0.102		0.12	ns
Asynchronous reset to output propagation delay	$T_{R2Q}$		1.547	1.82	ns
Asynchronous reset removal time	$T_{RSTREM}$	0.506		0.595	ns
Asynchronous reset recovery time	$T_{RSTREC}$	0.004		0.005	ns
Asynchronous reset minimum pulse width	$T_{RSTMPW}$	0.301		0.354	ns
Pipelined register asynchronous reset removal time	$T_{PLRSTREM}$	-0.279		-0.328	ns
Pipelined register asynchronous reset recovery time	$T_{PLRSTREC}$	0.327		0.385	ns
Pipelined register asynchronous reset minimum pulse width	$T_{PLRSTMPW}$	0.282		0.332	ns
Synchronous reset setup time	$T_{SRSTSU}$	0.226		0.265	ns
Synchronous reset hold time	$T_{SRSTHD}$	0.036		0.043	ns
Write enable setup time	$T_{WESU}$	0.454		0.534	ns
Write enable hold time	$T_{WEHD}$	0.048		0.057	ns
Maximum frequency	$F_{MAX}$		400	340	MHz

**Table 277 • Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz) (continued)**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Startup time (with regard to stable oscillator output)	SUXTAL		0.8	ms	005, 010, 025, and 050 devices	005, 010, 025, and 050 devices
						090 and 150 devices

**Table 278 • Electrical Characteristics of the Crystal Oscillator – Medium Gain Mode (2 MHz)**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Operating frequency	FXTAL		2		MHz	
Accuracy	ACCXTAL			0.00105	%	050 devices
				0.003	%	005, 010, 025, 090, and 150 devices
				0.004	%	060 devices
Output duty cycle	CYCXTAL	49–51	47–53		%	
Output period jitter (peak to peak)	JITPERXTAL	1	5		ns	
Output cycle to cycle jitter (peak to peak)	JITCYCXTAL		1	5	ns	
Operating current	IDYNXTAL		0.3		mA	
Input logic level high	VIHXTAL	0.9 V <sub>PP</sub>			V	
Input logic level low	VILXTAL			0.1 V <sub>PP</sub>	V	
Startup time (with regard to stable oscillator output)	SUXTAL			4.5	ms	010 and 050 devices
				5	ms	005 and 025 devices
				7	ms	090 and 150 devices

**Table 279 • Electrical Characteristics of the Crystal Oscillator – Low Gain Mode (32 kHz)**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Operating frequency	FXTAL		32		kHz	
Accuracy	ACCXTAL			0.004	%	005, 010, 025, 050, 060, and 090 devices
				0.005	%	150 devices
Output duty cycle	CYCXTAL	49–51	47–53		%	
Output period jitter (peak to peak)	JITPERXTAL	150	300		ns	
Output cycle to cycle jitter (peak to peak)	JITCYCXTAL	150	300		ns	
Operating current	IDYNXTAL			0.044	mA	010 and 050 devices
				0.060	mA	005, 025, 060, 090, and 150 devices
Input logic level high	VIHXTAL	0.9 V <sub>PP</sub>			V	
Input logic level low	VILXTAL			0.1 V <sub>PP</sub>	V	
Startup time (with regard to stable oscillator output)	SUXTAL			115	ms	005, 025, 050, 090, and 150 devices
				126	ms	010 devices

### 2.3.30 SerDes Electrical and Timing AC and DC Characteristics

PCIe is a high-speed, packet-based, point-to-point, low-pin-count, serial interconnect bus. The IGLOO2 and SmartFusion2 SoC FPGAs has up to four hard high-speed serial interface blocks. Each SerDes block contains a PCIe system block. The PCIe system is connected to the SerDes block.

The following table lists the transmitter parameters in worst-case industrial conditions when  $T_J = 100\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 296 • Transmitter Parameters**

Symbol	Description	Min	Max	Unit
VTX-DIFF-PP	Differential swing (2.5 Gbps, 5.0 Gbps)	0.8	1.2	V
VTX-CM-AC-P	Output common mode voltage (2.5 Gbps)	20		mV
VTX-CM-AC-PP	Output common mode voltage (5.0 Gbps)	100		mV
VTX-RISE-FALL	Rise and fall time (20% to 80%, 2.5 Gbps)	0.125		UI
	Rise and fall time (20% to 80%, 5.0 Gbps)	0.15		UI
ZTX-DIFF-DC	Output impedance–differential	80	120	$\Omega$
LTX-SKEW	Lane-to-lane TX skew within a SerDes block (2.5 Gbps)	500 ps + 2 UI		ps
	Lane-to-lane TX skew within a SerDes block (5.0 Gbps)	500 ps + 4 UI		ps
RLTX-DIFF	Return loss differential mode (2.5 Gbps)	-10		dB
	Return loss differential mode (5.0 Gbps)	-10		dB
	0.05 GHz to 1.25 GHz	-10		dB
	1.25 GHz to 2.5 GHz	-8		dB
RLTX-CM	Return loss common mode (2.5 Gbps, 5.0 Gbps)	-6		dB
TX-LOCK-RST	Transmit PLL lock time from reset	10		$\mu\text{s}$
VTX-AMP	100 mV setting	90	150	mV
	400 mV setting	320	480	mV
	800 mV setting	660	940	mV
	1200 mV setting	950	1400	mV


### 2.3.31.2 SmartFusion2 Inter-Integrated Circuit ( $I^2C$ ) Characteristics

This section describes the DC and switching of the  $I^2C$  interface. Unless otherwise noted, all output characteristics given are for a 100 pF load on the pins. For timing parameter definitions, see Figure 21, page 125.

The following table lists the  $I^2C$  characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$

**Table 303 • I<sup>2</sup>C Characteristics**

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Input low voltage	$V_{IL}$	-0.3		0.8	V	See Single-Ended I/O Standards, page 24 for more information. I/O standard used for illustration: MSIO bank–LVTTL 8 mA low drive.
Input high voltage	$V_{IH}$	2		3.45	V	See Single-Ended I/O Standards, page 24 for more information. I/O standard used for illustration: MSIO bank–LVTTL 8 mA low drive.
Hysteresis of schmitt triggered inputs for $V_{DDI} > 2\text{ V}$	$V_{HYS}$		$0.05 \times V_{DDI}$		V	See Table 28, page 23 for more information.
Input current high	$I_{IL}$			10	$\mu\text{A}$	See Single-Ended I/O Standards, page 24 for more information.
Input current low	$I_{IH}$			10	$\mu\text{A}$	See Single-Ended I/O Standards, page 24 for more information.
Input rise time	$T_{ir}$			1000	ns	Standard mode
				300	ns	Fast mode
Input fall time	$T_{if}$			300	ns	Standard mode
				300	ns	Fast mode
Maximum output voltage low (open drain) at 3 mA sink current for $V_{DDI} > 2\text{ V}$	$V_{OL}$			0.4	V	See Single-Ended I/O Standards, page 24 for more information. I/O standard used for illustration: MSIO bank–LVTTL 8 mA low drive.
Pin capacitance	$C_{in}$			10	pF	$V_{IN} = 0, f = 1.0\text{ MHz}$
Output fall time from $V_{IH\text{Min}}$ to $V_{IL\text{Max}}^1$	$t_{OF}^1$			21.04	ns	$V_{IH\text{min}} \text{ to } V_{IL\text{Max}}, CLOAD = 400\text{ pF}$
				5.556	ns	$V_{IH\text{min}} \text{ to } V_{IL\text{Max}}, CLOAD = 100\text{ pF}$
Output rise time from $V_{IL\text{Max}}$ to $V_{IH\text{Min}}^1$	$t_{OR}^1$			19.887	ns	$V_{IL\text{Max}} \text{ to } V_{IH\text{min}}, CLOAD = 400\text{ pF}$
				5.218	ns	$V_{IL\text{Max}} \text{ to } V_{IH\text{min}}, CLOAD = 100\text{ pF}$
Output buffer maximum pull-down resistance <sup>2, 3</sup>	$R_{pull-up}^{2,3}$			50	$\Omega$	
Output buffer maximum pull-up resistance <sup>2, 4</sup>	$R_{pull-down}^{2,4}$			131.25	$\Omega$	

**Figure 22 • SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1)**

### 2.3.32 CAN Controller Characteristics

The following table lists the CAN controller characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 306 • CAN Controller Characteristics**

Parameter	Description	-1	-Std	Unit
FCANREFCLK <sup>1</sup>	Internally sourced CAN reference clock frequency	160	136	MHz
BAUDCANMAX	Maximum CAN performance baud rate	1	1	Mbps
BAUDCANMIN	Minimum CAN performance baud rate	0.05	0.05	Mbps

1. PCLK to CAN controller must be a multiple of 8 MHz.

### 2.3.33 USB Characteristics

The following table lists the USB characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 307 • USB Characteristics**

Parameter	Description	-1	-Std	Unit
FUSBREFCLK	Internally sourced USB reference clock frequency	166	142	MHz
TUSBCLK	USB clock period	16.66	16.66	ns
TUSBPD	Clock to USB data propagation delay	9.0	9.0	ns
TUSBSU	Setup time for USB data	6.0	6.0	ns
TUSBHD	Hold time for USB data	0	0	ns