



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### **Details**

|                                |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | -   |
| Number of Logic Elements/Cells | 56340   |
| Total RAM Bits                 | 1869824   |
| Number of I/O                  | 200   |
| Number of Gates                | -   |
| Voltage - Supply               | 1.14V ~ 2.625V  |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (Tj)   |
| Package / Case                 | 325-TFBGA, FCBGA  |
| Supplier Device Package        | 325-FCBGA (11x11)   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m2gl050ts-1fcs325">https://www.e-xfl.com/product-detail/microchip-technology/m2gl050ts-1fcs325</a> |



**Power Matters.™**

**Microsemi Corporate Headquarters**

One Enterprise, Aliso Viejo,  
CA 92656 USA

Within the USA: +1 (800) 713-4113

Outside the USA: +1 (949) 380-6100

Fax: +1 (949) 215-4996

Email: [sales.support@microsemi.com](mailto:sales.support@microsemi.com)

[www.microsemi.com](http://www.microsemi.com)

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

**About Microsemi**

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at [www.microsemi.com](http://www.microsemi.com).

# Tables

|          |  |    |
|----------|--|----|
| Table 1  | IGLOO2 and SmartFusion2 Design Security Densities  | 4  |
| Table 2  | IGLOO2 and SmartFusion2 Data Security Densities  | 4  |
| Table 3  | Absolute Maximum Ratings   | 5  |
| Table 4  | Recommended Operating Conditions   | 6  |
| Table 5  | FPGA Operating Limits  | 7  |
| Table 6  | Embedded Operating Flash Limits  | 8  |
| Table 7  | Device Storage Temperature and Retention   | 8  |
| Table 8  | High Temperature Data Retention (HTR) Lifetime   | 8  |
| Table 9  | Package Thermal Resistance of SmartFusion2 and IGLOO2 Devices  | 10 |
| Table 10 | Quiescent Supply Current Characteristics   | 12 |
| Table 11 | SmartFusion2 and IGLOO2 Quiescent Supply Current ( $V_{DD} = 1.2\text{ V}$ ) – Typical Process                         | 12 |
| Table 12 | Currents During Program Cycle, $0\text{ }^{\circ}\text{C} \leq T_J \leq 85\text{ }^{\circ}\text{C}$ – Typical Process  | 13 |
| Table 13 | Currents During Verify Cycle, $0\text{ }^{\circ}\text{C} \leq T_J \leq 85\text{ }^{\circ}\text{C}$ – Typical Process   | 13 |
| Table 14 | SmartFusion2 and IGLOO2 Quiescent Supply Current ( $V_{DD} = 1.26\text{ V}$ ) – Worst-Case Process                     | 13 |
| Table 15 | Average Junction Temperature and Voltage Derating Factors for Fabric Timing Delays                                     | 14 |
| Table 16 | Inrush Currents at Power up, $-40\text{ }^{\circ}\text{C} \leq T_J \leq 100\text{ }^{\circ}\text{C}$ – Typical Process | 14 |
| Table 17 | Timing Model Parameters  | 15 |
| Table 18 | Maximum Data Rate Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions                               | 19 |
| Table 19 | Maximum Data Rate Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions                         | 20 |
| Table 20 | Maximum Data Rate Summary Table for Differential I/O in Worst-Case Industrial Conditions                               | 20 |
| Table 21 | Maximum Frequency Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions                               | 20 |
| Table 22 | Maximum Frequency Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions                         | 21 |
| Table 23 | Maximum Frequency Summary Table for Differential I/O in Worst-Case Industrial Conditions                               | 21 |
| Table 24 | Input Capacitance, Leakage Current, and Ramp Time  | 22 |
| Table 25 | I/O Weak Pull-up/Pull-down Resistances for DDRIO I/O Bank  | 22 |
| Table 26 | I/O Weak Pull-up/Pull-down Resistances for MSIO I/O Bank   | 23 |
| Table 27 | I/O Weak Pull-up/Pull-down Resistances for MSIOD I/O Bank  | 23 |
| Table 28 | Schmitt Trigger Input Hysteresis   | 23 |
| Table 29 | LVTTTL/LVCMOS 3.3 V DC Recommended DC Operating Conditions (Applicable to MSIO I/O Bank Only)                          | 24 |
| Table 30 | LVTTTL/LVCMOS 3.3 V Input Voltage Specification (Applicable to MSIO I/O Bank Only)                                     | 24 |
| Table 31 | LVCMOS 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only)  | 24 |
| Table 32 | LVTTTL 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only)  | 24 |
| Table 33 | LVTTTL/LVCMOS 3.3 V AC Maximum Switching Speed (Applicable to MSIO I/O Bank Only)                                      | 24 |
| Table 34 | LVTTTL/LVCMOS 3.3 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)   | 25 |
| Table 35 | LVTTTL/LVCMOS 3.3 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)                        | 25 |
| Table 36 | LVTTTL/LVCMOS 3.3 V AC Test Parameter Specifications (Applicable to MSIO I/O Bank Only)                                | 25 |
| Table 37 | LVTTTL/LVCMOS 3.3 V Transmitter Drive Strength Specifications for MSIO I/O Bank  | 25 |
| Table 38 | LVCMOS 2.5 V DC Recommended DC Operating Conditions  | 26 |
| Table 39 | LVCMOS 2.5 V DC Input Voltage Specification  | 26 |
| Table 40 | LVCMOS 2.5 V DC Output Voltage Specification   | 26 |
| Table 41 | LVCMOS 2.5 V AC Minimum and Maximum Switching Speed  | 26 |
| Table 42 | LVCMOS 2.5 V AC Calibrated Impedance Option  | 26 |
| Table 43 | LVCMOS 2.5 V Receiver Characteristics (Input Buffers)  | 27 |
| Table 44 | LVCMOS 2.5 V Transmitter Characteristics for DDRIO Bank (Output and Tristate Buffers)                                  | 27 |
| Table 45 | LVCMOS 2.5 V AC Test Parameter Specifications  | 27 |
| Table 46 | LVCMOS 2.5 V Transmitter Drive Strength Specifications   | 27 |
| Table 47 | LVCMOS 2.5 V Transmitter Characteristics for MSIO Bank (Output and Tristate Buffers)                                   | 28 |
| Table 48 | LVCMOS 1.8 V DC Recommended Operating Conditions   | 29 |
| Table 49 | LVCMOS 1.8 V DC Input Voltage Specification  | 29 |
| Table 50 | LVCMOS 1.8 V DC Output Voltage Specification   | 29 |

## 1.9 Revision 3.0

In revision 3.0 of this document, the Theta B/C columns and FCS325 package was updated. For more information, see [Table 9](#), page 10 (SAR 62002).

## 1.10 Revision 2.0

The following is a summary of the changes in revision 2.0 of this document.

- [Table 1](#), page 4 was updated (SAR 59056).
- [Table 7](#), page 8 temperature and data retention information was updated SAR (61363).
- Storage Operating Table was updated and split into three tables – [Table 5](#), page 7, [Table 7](#), page 8 (SAR 58725).
- Updated Theta B/C columns and FCS325 package in [Table 9](#), page 10 (SAR 62002).
- Added 090-FCS325 thermal resistance to [Table 9](#), page 10 (SAR 59384).
- TQ144 package was added to [Table 9](#), page 10 (SAR 57708).
- Added PLL jitter data for the VF400 package (SAR 53162).
- Added Additional Worst Case IDD to [Table 11](#), page 12 and [Table 12](#), page 13 (SAR 59077).
- [Table 13](#), page 13, [Table 14](#), page 13, and [Table 15](#), page 14 were added to verify Inrush currents (SAR 56348).
- [Table 18](#), page 19 and [Table 21](#), page 20 – I/O speeds were replaced.
- Max speed was changed in [Table 41](#), page 26 (SAR 57221) and in [Table 52](#), page 29 (SAR 57113).
- [Minimum and Maximum DC/AC Input and Output Levels Specification](#), page 29 and [Table 49](#), page 29–[Table 57](#), page 31 were added.
- Added Cloud to [Table 89](#), page 39 (SAR 56238).
- Removed "Rs" information in DDR Timing Measurement [Table 123](#), page 47, [Table 133](#), page 49, and [Table 144](#), page 52.
- Updated drive programming for M/B-LVDS outputs (SAR 58154).
- Added an inverter bubble to DDR\_IN latch in [Figure 10](#), page 70 (SAR 61418).
- QF waveform in [Figure 11](#), page 71 was updated (SAR 59816).
- uSRAM Write Clock minimum values were updated in [Table 237](#), page 86–[Table 243](#), page 93 (SAR 55236).
- Fixed typo in the 32 kHz Crystal (XTAL) oscillator accuracy data section (SAR 59669).
- The "On-Chip Oscillator" section was split, and the [Embedded NVM \(eNVM\) Characteristics](#), page 104 was added. [Table 277](#), page 107–[Table 281](#), page 109 were revised.(SARs 57898 and 59669).
- PLL VCP Frequency and conditions were added to [Table 282](#), page 110 (SAR 57416).
- Fixed typo for PLL jitter data in the 100-400 MHz range (SAR 60727).
- Updated FCCC information in [Table 282](#), page 110 and [Table 283](#), page 111 (SAR 60799).
- Device 025 specifications were added to [Table 283](#), page 111 (SAR 51625).
- JTAG [Table 284](#), page 112 was replaced (SAR 51188).
- Flash\*Freeze [Table 293](#), page 119 was replaced (SAR 57828).
- Added support for HCSL I/O Standard for SERDES reference clocks in [Table 300](#), page 123 and [Table 301](#), page 123 (SAR 50748).
- Tir and Tif parameters were added to [Table 303](#), page 124 (SAR 52203).
- Speed grade consistency was fixed in tables throughout the datasheet (SAR 50722).
- Added jitter attenuation information (SAR 59405).

## 1.11 Revision 1.0

The following is a summary of the changes in revision 1.0 of this document.

- The IGLOO2 v2 and the SmartFusion2 v5 datasheets are combined into this single product family datasheet.

## 2.2 References

The following documents are recommended references:

- *PB0121: IGLOO2 Product Brief*
- *DS0124: IGLOO2 Pin Descriptions*
- *PB0115: SmartFusion2 SoC FPGA Product Brief*
- *DS0115: SmartFusion2 Pin Descriptions*

All product documentation for IGLOO2 and SmartFusion2 is available at:

<http://www.microsemi.com/products/fpga-soc/fpga/igloo2-fpga>

<http://www.microsemi.com/products/fpga-soc/soc-fpga/smartfusion2#overview>

## 2.3 Electrical Specifications

### 2.3.1 Operating Conditions

The following table lists the stress limits. Stress applied above the specified limit may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the recommended operating conditions specified in the following table are not implied.

**Table 3 • Absolute Maximum Ratings**

| Parameter  | Symbol                      | Min  | Max  | Unit |
|--|-----------------------------|------|------|------|
| DC core supply voltage. Must always power this pin.  | $V_{DD}$                    | -0.3 | 1.32 | V    |
| Power supply for charge pumps (for normal operation and programming). Must always power this pin.          | $V_{PP}$                    | -0.3 | 3.63 | V    |
| Analog power pad for MDDR PLL  | MSS_MDDR_PLL_VDDA           | -0.3 | 3.63 | V    |
| Analog power pad for MDDR PLL  | HPMS_MDDR_PLL_VDDA          | -0.3 | 3.63 | V    |
| Analog power pad for FDDR PLL  | FDDR_PLL_VDDA               | -0.3 | 3.63 | V    |
| Analog power pad for MDDR PLL  | PLL0_PLL1_MSS_MDDR_VDDA     | -0.3 | 3.63 | V    |
| Analog power pad for MDDR PLL  | PLL0_PLL1_HPMS_MDDR_VDDA    | -0.3 | 3.63 | V    |
| Analog power pad for PLL0-5  | CCC_XX[01]_PLL_VDDA         | -0.3 | 3.63 | V    |
| High supply voltage for PLL SerDes[01]   | SERDES_[01]_PLL_VDDA        | -0.3 | 3.63 | V    |
| Analog power for SerDes[01] PLL lane0 to lane3. This is a 2.5 V SerDes internal PLL supply.                | SERDES_[01]_L[0123]_VDDAPLL | -0.3 | 2.75 | V    |
| TX/RX analog I/O voltage. Low voltage power for the lanes of SerDesIF0. This is a 1.2 V SerDes PMA supply. | SERDES_[01]_L[0123]_VDDAIO  | -0.3 | 1.32 | V    |
| PCIe/PCS power supply  | SERDES_[01]_VDD             | -0.3 | 1.32 | V    |
| DC FPGA I/O buffer supply voltage for MSIO I/O bank  | $V_{DDIx}$                  | -0.3 | 3.63 | V    |
| DC FPGA I/O buffer supply voltage for MSIOD/DDRIO I/O banks  | $V_{DDIx}$                  | -0.3 | 2.75 | V    |
| I/O Input voltage for MSIO I/O bank  | $V_I$                       | -0.3 | 3.63 | V    |
| I/O Input voltage for MSIOD/DDRIO I/O bank   | $V_I$                       | -0.3 | 2.75 | V    |
| Analog sense circuit supply of embedded nonvolatile memory (eNVM). Must be shorted to $V_{PP}$ .           | $V_{PPNVM}$                 | -0.3 | 3.63 | V    |
| Storage temperature <sup>1</sup>   | $T_{STG}$                   | -65  | 150  | °C   |
| Junction temperature   | $T_J$                       | -55  | 135  | °C   |

**Table 15 • Inrush Currents at Power up,  $-40\text{ }^{\circ}\text{C} \leq T_J \leq 100\text{ }^{\circ}\text{C}$  – Typical Process**

| Power Supplies  | Voltage (V) | 005 | 010 | 025 | 050 | 060 | 090 | 150 | Unit |
|-----------------|-------------|-----|-----|-----|-----|-----|-----|-----|------|
| $V_{DD}$        | 1.26        | 25  | 32  | 38  | 48  | 45  | 77  | 109 | mA   |
| $V_{PP}$        | 3.46        | 33  | 49  | 36  | 180 | 13  | 36  | 51  | mA   |
| $V_{DDI}$       | 2.62        | 134 | 141 | 161 | 187 | 93  | 272 | 388 | mA   |
| Number of banks |             | 7   | 8   | 8   | 10  | 10  | 9   | 19  |      |

### 2.3.3 Average Fabric Temperature and Voltage Derating Factors

The following table lists the average temperature and voltage derating factors for fabric timing delays normalized to  $T_J = 85\text{ }^{\circ}\text{C}$ , in worst-case  $V_{DD} = 1.14\text{ V}$ .

**Table 16 • Average Junction Temperature and Voltage Derating Factors for Fabric Timing Delays**

| Array Voltage $V_{DD}$ (V) | $-40\text{ }^{\circ}\text{C}$ | $0\text{ }^{\circ}\text{C}$ | $25\text{ }^{\circ}\text{C}$ | $70\text{ }^{\circ}\text{C}$ | $85\text{ }^{\circ}\text{C}$ | $100\text{ }^{\circ}\text{C}$ |
|----------------------------|-------------------------------|-----------------------------|------------------------------|------------------------------|------------------------------|-------------------------------|
| 1.14                       | 0.83                          | 0.89                        | 0.92                         | 0.98                         | <b>1.00</b>                  | 1.02                          |
| 1.2                        | 0.75                          | 0.80                        | 0.83                         | 0.89                         | 0.91                         | 0.93                          |
| 1.26                       | 0.69                          | 0.73                        | 0.76                         | 0.81                         | 0.83                         | 0.85                          |

The following table lists the minimum and maximum I/O weak pull-up/pull-down resistance values of MSIO I/O bank at  $V_{OH}/V_{OL}$  Level.

**Table 26 • I/O Weak Pull-Up/Pull-Down Resistances for MSIO I/O Bank**

| $V_{DDI}$ Domain      | R(WEAK PULL-UP) at $V_{OH}$ ( $\Omega$ ) |       | R(WEAK PULL-DOWN) at $V_{OL}$ ( $\Omega$ ) |       |
|-----------------------|--|-------|--|-------|
|                       | Min                                      | Max   | Min  | Max   |
| 3.3 V                 | 9.9K                                     | 17.1K | 9.98K                                      | 17.5K |
| 2.5 V <sup>1, 2</sup> | 10K                                      | 17.6K | 10.1K                                      | 18.4K |
| 1.8 V <sup>1, 2</sup> | 10.4K                                    | 19.1K | 10.4K                                      | 20.4K |
| 1.5 V <sup>1, 2</sup> | 10.7K                                    | 20.4K | 10.8K                                      | 22.2K |
| 1.2 V <sup>1, 2</sup> | 11.3K                                    | 23.2K | 11.5K                                      | 26.7K |

1.  $R(\text{WEAK PULL-DOWN}) = (V_{OL\text{spec}})/I(\text{WEAK PULL-DOWN MAX})$ .
2.  $R(\text{WEAK PULL-UP}) = (V_{DDI\text{max}} - V_{OH\text{spec}})/I(\text{WEAK PULL-UP MIN})$ .

The following table lists the minimum and maximum I/O weak pull-up/pull-down resistance values of MSIOD I/O bank at  $V_{OH}/V_{OL}$  Level.

**Table 27 • I/O Weak Pull-up/Pull-down Resistances for MSIOD I/O Bank**

| $V_{DDI}$ Domain      | R(WEAK PULL-UP) at $V_{OH}$ ( $\Omega$ ) |       | R(WEAK PULL-DOWN) at $V_{OL}$ ( $\Omega$ ) |       |
|-----------------------|--|-------|--|-------|
|                       | Min                                      | Max   | Min  | Max   |
| 2.5 V <sup>1, 2</sup> | 9.6K                                     | 16.6K | 9.5K                                       | 16.4K |
| 1.8 V <sup>1, 2</sup> | 9.7K                                     | 17.3K | 9.7K                                       | 17.1K |
| 1.5 V <sup>1, 2</sup> | 9.9K                                     | 18K   | 9.8K                                       | 17.6K |
| 1.2 V <sup>1, 2</sup> | 10.3K                                    | 19.6K | 10K  | 19.1K |

1.  $R(\text{WEAK PULL-DOWN}) = (V_{OL\text{spec}})/I(\text{WEAK PULL-DOWN MAX})$ .
2.  $R(\text{WEAK PULL-UP}) = (V_{DDI\text{max}} - V_{OH\text{spec}})/I(\text{WEAK PULL-UP MIN})$ .

The following table lists the hysteresis voltage value for schmitt trigger mode input buffers.

**Table 28 • Schmitt Trigger Input Hysteresis**

| Input Buffer Configuration        | Hysteresis Value (Typical, unless otherwise noted) |
|-----------------------------------|--|
| 3.3 V LVTTTL/LVCMOS/<br>PCI/PCI-X | $0.05 \times V_{DDI}$ (worst-case)                 |
| 2.5 V LVCMOS                      | $0.05 \times V_{DDI}$ (worst-case)                 |
| 1.8 V LVCMOS                      | $0.1 \times V_{DDI}$ (worst-case)                  |
| 1.5 V LVCMOS                      | 60 mV  |
| 1.2 V LVCMOS                      | 20 mV  |

**Table 85 • LVCMOS 1.2 V Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}^1$ |        | $T_{LZ}^1$ |       | Unit |
|------------------------|--------------|----------|-------|----------|-------|----------|-------|------------|--------|------------|-------|------|
|                        |              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1         | -Std   | -1         | -Std  |      |
| 2 mA                   | Slow         | 3.883    | 4.568 | 4.868    | 5.726 | 5.329    | 6.269 | 7.994      | 9.404  | 7.527      | 8.855 | ns   |
| 4 mA                   | Slow         | 3.774    | 4.44  | 4.188    | 4.926 | 4.613    | 5.426 | 8.972      | 10.555 | 8.315      | 9.782 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

### 2.3.5.11 3.3 V PCI/PCIX

Peripheral Component Interface (PCI) for 3.3 V standards specify support for 33 MHz and 66 MHz PCI bus applications.

#### Minimum and Maximum DC/AC Input and Output Levels Specification (Applicable to MSIO Bank Only)

**Table 86 • PCI/PCI-X DC Recommended Operating Conditions**

| Parameter      | Symbol    | Min  | Typ | Max  | Unit |
|----------------|-----------|------|-----|------|------|
| Supply voltage | $V_{DDI}$ | 3.15 | 3.3 | 3.45 | V    |

**Table 87 • PCI/PCI-X DC Input Voltage Specification**

| Parameter                       | Symbol       | Min | Max  | Unit |
|---------------------------------|--------------|-----|------|------|
| DC input voltage                | $V_I$        | 0   | 3.45 | V    |
| Input current high <sup>1</sup> | $I_{IH}(DC)$ |     |      |      |
| Input current low <sup>1</sup>  | $I_{IL}(DC)$ |     |      |      |

1. See Table 24, page 22.

**Table 88 • PCI/PCI-X DC Output Voltage Specification**

| Parameter            | Symbol   | Min | Typ                   | Max | Unit |
|----------------------|----------|-----|-----------------------|-----|------|
| DC output logic high | $V_{OH}$ |     | Per PCI specification |     | V    |
| DC output logic low  | $V_{OL}$ |     | Per PCI specification |     | V    |

**Table 89 • PCI/PCI-X Minimum and Maximum AC Switching Speed**

| Parameter                         | Symbol    | Max | Unit | Conditions                           |
|-----------------------------------|-----------|-----|------|--------------------------------------|
| Maximum data rate (MSIO I/O bank) | $D_{MAX}$ | 630 | Mbps | AC Loading: per JEDEC specifications |

**Table 90 • PCI/PCI-X AC Test Parameter Specifications**

| Parameter  | Symbol         | Typ                    | Unit     |
|--|----------------|------------------------|----------|
| Measuring/trip point for data path (falling edge)                                | $V_{TRIP}$     | $0.615 \times V_{DDI}$ | V        |
| Measuring/trip point for data path (rising edge)                                 | $V_{TRIP}$     | $0.285 \times V_{DDI}$ | V        |
| Resistance for data test path  | $R_{TT\_TEST}$ | 25                     | $\Omega$ |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$      | 2K                     | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$      | 5                      | pF       |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$     | 10                     | pF       |

### 2.3.6.3 Stub-Series Terminated Logic 2.5 V (SSTL2)

SSTL2 Class I and Class II are supported in IGLOO2 and SmartFusion2 SoC FPGAs and also comply with reduced and full drive of double data rate (DDR) standards. IGLOO2 and SmartFusion2 SoC FPGA I/Os supports both standards for single-ended signaling and differential signaling for SSTL2. This standard requires a differential amplifier input buffer and a push-pull output buffer.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 103 • DDR1/SSTL2 DC Recommended Operating Conditions**

| Parameter               | Symbol    | Min   | Typ   | Max   | Unit |
|-------------------------|-----------|-------|-------|-------|------|
| Supply voltage          | $V_{DDI}$ | 2.375 | 2.5   | 2.625 | V    |
| Termination voltage     | $V_{TT}$  | 1.164 | 1.250 | 1.339 | V    |
| Input reference voltage | $V_{REF}$ | 1.164 | 1.250 | 1.339 | V    |

**Table 104 • DDR1/SSTL2 DC Input Voltage Specification**

| Parameter                       | Symbol        | Min              | Max              | Unit |
|---------------------------------|---------------|------------------|------------------|------|
| DC input logic high             | $V_{IH}$ (DC) | $V_{REF} + 0.15$ | 2.625            | V    |
| DC input logic low              | $V_{IL}$ (DC) | -0.3             | $V_{REF} - 0.15$ | V    |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |                  |                  |      |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |                  |                  |      |

1. See Table 24, page 22.

**Table 105 • DDR1/SSTL2 DC Output Voltage Specification**

| Parameter   | Symbol               | Min              | Max              | Unit |
|---|----------------------|------------------|------------------|------|
| <b>SSTL2 Class I (DDR Reduced Drive)</b>  |                      |                  |                  |      |
| DC output logic high  | $V_{OH}$             | $V_{TT} + 0.608$ |                  | V    |
| DC output logic low   | $V_{OL}$             |                  | $V_{TT} - 0.608$ | V    |
| Output minimum source DC current  | $I_{OH}$ at $V_{OH}$ | 8.1              |                  | mA   |
| Output minimum sink current   | $I_{OL}$ at $V_{OL}$ | -8.1             |                  | mA   |
| <b>SSTL2 Class II (DDR Full Drive) – Applicable to MSIO and DDRIO I/O Bank Only</b> |                      |                  |                  |      |
| DC output logic high  | $V_{OH}$             | $V_{TT} + 0.81$  |                  | V    |
| DC output logic low   | $V_{OL}$             |                  | $V_{TT} - 0.81$  | V    |
| Output minimum source DC current  | $I_{OH}$ at $V_{OH}$ | 16.2             |                  | mA   |
| Output minimum sink current   | $I_{OL}$ at $V_{OL}$ | -16.2            |                  | mA   |

**Table 106 • DDR1/SSTL2 DC Differential Voltage Specification**

| Parameter                     | Symbol        | Min | Unit |
|-------------------------------|---------------|-----|------|
| DC input differential voltage | $V_{ID}$ (DC) | 0.3 | V    |

**Table 156 • LPDDR-LVCMOS 1.8 V AC Test Parameter Specifications**

| Parameter  | Symbol     | Typ | Unit     |
|--|------------|-----|----------|
| Measuring/trip point for data path   | $V_{TRIP}$ | 0.9 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K  | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5   | pF       |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$ | 5   | pF       |

**Table 157 • LPDDR-LVCMOS 1.8 V Mode Transmitter Drive Strength Specification for DDRIO Bank**

| Output Drive Selection | $V_{OH}$ (V)<br>Min | $V_{OL}$ (V)<br>Max | $I_{OH}$ (at $V_{OH}$ ) mA | $I_{OL}$ (at $V_{OL}$ ) mA |
|------------------------|---------------------|---------------------|----------------------------|----------------------------|
| 2 mA                   | $V_{DDI} - 0.45$    | 0.45                | 2                          | 2                          |
| 4 mA                   | $V_{DDI} - 0.45$    | 0.45                | 4                          | 4                          |
| 6 mA                   | $V_{DDI} - 0.45$    | 0.45                | 6                          | 6                          |
| 8 mA                   | $V_{DDI} - 0.45$    | 0.45                | 8                          | 8                          |
| 10 mA                  | $V_{DDI} - 0.45$    | 0.45                | 10                         | 10                         |
| 12 mA                  | $V_{DDI} - 0.45$    | 0.45                | 12                         | 12                         |
| 16 mA <sup>1</sup>     | $V_{DDI} - 0.45$    | 0.45                | 16                         | 16                         |

1. 16 mA Drive Strengths, All Slews, meet LPDDR JEDEC electrical compliance.

**Table 158 • LPDDR-LVCMOS 1.8V AC Switching Characteristics for Receiver (for DDRIO I/O Bank with Fixed Code - Input Buffers)**

| ODT (On Die Termination) | -1    | -Std  | -1    | -Std | Unit |
|--------------------------|-------|-------|-------|------|------|
| None                     | 1.968 | 2.315 | 2.099 | 2.47 | ns   |

**Table 159 • LPDDR-LVCMOS 1.8 V AC Switching Characteristics for Transmitter for DDRIO I/O Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}^1$ |       | $T_{LZ}^1$ |       | Unit |
|------------------------|--------------|----------|-------|----------|-------|----------|-------|------------|-------|------------|-------|------|
|                        |              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1         | -Std  | -1         | -Std  |      |
| 2 mA                   | slow         | 4.234    | 4.981 | 3.646    | 4.29  | 4.245    | 4.995 | 4.908      | 5.774 | 4.434      | 5.216 | ns   |
|                        | medium       | 3.824    | 4.498 | 3.282    | 3.861 | 3.834    | 4.511 | 4.625      | 5.441 | 4.116      | 4.843 | ns   |
|                        | medium_fast  | 3.627    | 4.267 | 3.111    | 3.66  | 3.637    | 4.279 | 4.481      | 5.272 | 3.984      | 4.687 | ns   |
|                        | fast         | 3.605    | 4.241 | 3.097    | 3.644 | 3.615    | 4.253 | 4.472      | 5.262 | 3.973      | 4.674 | ns   |
| 4 mA                   | slow         | 3.923    | 4.615 | 3.314    | 3.9   | 3.918    | 4.61  | 5.403      | 6.356 | 4.894      | 5.757 | ns   |
|                        | medium       | 3.518    | 4.138 | 2.961    | 3.484 | 3.515    | 4.135 | 5.121      | 6.025 | 4.561      | 5.366 | ns   |
|                        | medium_fast  | 3.321    | 3.907 | 2.783    | 3.275 | 3.317    | 3.903 | 4.966      | 5.843 | 4.426      | 5.206 | ns   |
|                        | fast         | 3.301    | 3.883 | 2.77     | 3.259 | 3.296    | 3.878 | 4.957      | 5.831 | 4.417      | 5.196 | ns   |
| 6 mA                   | slow         | 3.71     | 4.364 | 3.104    | 3.652 | 3.702    | 4.355 | 5.62       | 6.612 | 5.08       | 5.977 | ns   |
|                        | medium       | 3.333    | 3.921 | 2.779    | 3.27  | 3.325    | 3.913 | 5.346      | 6.289 | 4.777      | 5.62  | ns   |
|                        | medium_fast  | 3.155    | 3.712 | 2.62     | 3.083 | 3.146    | 3.702 | 5.21       | 6.13  | 4.657      | 5.479 | ns   |
|                        | fast         | 3.134    | 3.688 | 2.608    | 3.068 | 3.125    | 3.677 | 5.202      | 6.12  | 4.648      | 5.468 | ns   |
| 8 mA                   | slow         | 3.619    | 4.258 | 3.007    | 3.538 | 3.607    | 4.244 | 5.815      | 6.841 | 5.249      | 6.175 | ns   |

The following table lists the input data register propagation delays in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 219 • Input Data Register Propagation Delays**

| Parameter  | Symbol        | Measuring Nodes (from, to) <sup>1</sup> | -1    |       | Unit |
|--|---------------|---|-------|-------|------|
|  |               |   | -Std  |       |      |
| Bypass delay of the input register                           | $T_{IBYP}$    | F, G                                    | 0.353 | 0.415 | ns   |
| Clock-to-Q of the input register                             | $T_{ICLKQ}$   | E, G                                    | 0.16  | 0.188 | ns   |
| Data setup time for the input register                       | $T_{ISUD}$    | A, E                                    | 0.357 | 0.421 | ns   |
| Data hold time for the input register                        | $T_{IHD}$     | A, E                                    | 0     | 0     | ns   |
| Enable setup time for the input register                     | $T_{ISUE}$    | B, E                                    | 0.46  | 0.542 | ns   |
| Enable hold time for the input register                      | $T_{IHE}$     | B, E                                    | 0     | 0     | ns   |
| Synchronous load setup time for the input register           | $T_{ISUSL}$   | D, E                                    | 0.46  | 0.542 | ns   |
| Synchronous load hold time for the input register            | $T_{IHSL}$    | D, E                                    | 0     | 0     | ns   |
| Asynchronous clear-to-Q of the input register (ADn=1)        | $T_{IALN2Q}$  | C, G                                    | 0.625 | 0.735 | ns   |
| Asynchronous preset-to-Q of the input register (ADn=0)       |               | C, G                                    | 0.587 | 0.69  | ns   |
| Asynchronous load removal time for the input register        | $T_{IREMALN}$ | C, E                                    | 0     | 0     | ns   |
| Asynchronous load recovery time for the input register       | $T_{IRECALN}$ | C, E                                    | 0.074 | 0.087 | ns   |
| Asynchronous load minimum pulse width for the input register | $T_{IWALN}$   | C, C                                    | 0.304 | 0.357 | ns   |
| Clock minimum pulse width high for the input register        | $T_{ICKMPWH}$ | E, E                                    | 0.075 | 0.088 | ns   |
| Clock minimum pulse width low for the input register         | $T_{ICKMPWL}$ | E, E                                    | 0.159 | 0.187 | ns   |

1. For the derating values at specific junction temperature and voltage supply levels, see [Table 16](#), page 14 for derating values.

The following table lists the RAM1K18 – dual-port mode for depth × width configuration 8K × 2 in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 234 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 8K × 2**

| Parameter  | Symbol          | –1     |     | –Std   |       | Unit |
|--|-----------------|--------|-----|--------|-------|------|
|  |                 | Min    | Max | Min    | Max   |      |
| Clock period   | $T_{CY}$        | 2.5    |     | 2.941  |       | ns   |
| Clock minimum pulse width high   | $T_{CLKMPWH}$   | 1.125  |     | 1.323  |       | ns   |
| Clock minimum pulse width low  | $T_{CLKMPWL}$   | 1.125  |     | 1.323  |       | ns   |
| Pipelined clock period   | $T_{PLCY}$      | 2.5    |     | 2.941  |       | ns   |
| Pipelined clock minimum pulse width high                               | $T_{PLCLKMPWH}$ | 1.125  |     | 1.323  |       | ns   |
| Pipelined clock minimum pulse width low                                | $T_{PLCLKMPWL}$ | 1.125  |     | 1.323  |       | ns   |
| Read access time with pipeline register                                |                 |        |     | 0.32   | 0.377 | ns   |
| Read access time without pipeline register                             | $T_{CLK2Q}$     |        |     | 2.272  | 2.673 | ns   |
| Access time with feed-through write timing                             |                 |        |     | 1.511  | 1.778 | ns   |
| Address setup time   | $T_{ADDRSU}$    | 0.612  |     | 0.72   |       | ns   |
| Address hold time  | $T_{ADDRHD}$    | 0.274  |     | 0.322  |       | ns   |
| Data setup time  | $T_{DSU}$       | 0.33   |     | 0.388  |       | ns   |
| Data hold time   | $T_{DHD}$       | 0.082  |     | 0.096  |       | ns   |
| Block select setup time  | $T_{BLKSU}$     | 0.207  |     | 0.244  |       | ns   |
| Block select hold time   | $T_{BLKHD}$     | 0.216  |     | 0.254  |       | ns   |
| Block select to out disable time (when pipelined register is disabled) | $T_{BLK2Q}$     |        |     | 1.511  | 1.778 | ns   |
| Block select minimum pulse width                                       | $T_{BLKMPW}$    | 0.186  |     | 0.219  |       | ns   |
| Read enable setup time   | $T_{RDESU}$     | 0.529  |     | 0.622  |       | ns   |
| Read enable hold time  | $T_{RDEHD}$     | 0.071  |     | 0.083  |       | ns   |
| Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)                | $T_{RDPLESU}$   | 0.248  |     | 0.291  |       | ns   |
| Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)                 | $T_{RDPLEHD}$   | 0.102  |     | 0.12   |       | ns   |
| Asynchronous reset to output propagation delay                         | $T_{R2Q}$       |        |     | 1.528  | 1.797 | ns   |
| Asynchronous reset removal time  | $T_{RSTREM}$    | 0.506  |     | 0.595  |       | ns   |
| Asynchronous reset recovery time                                       | $T_{RSTREC}$    | 0.004  |     | 0.005  |       | ns   |
| Asynchronous reset minimum pulse width                                 | $T_{RSTMPW}$    | 0.301  |     | 0.354  |       | ns   |
| Pipelined register asynchronous reset removal time                     | $T_{PLRSTREM}$  | –0.279 |     | –0.328 |       | ns   |
| Pipelined register asynchronous reset recovery time                    | $T_{PLRSTREC}$  | 0.327  |     | 0.385  |       | ns   |
| Pipelined register asynchronous reset minimum pulse width              | $T_{PLRSTMPW}$  | 0.282  |     | 0.332  |       | ns   |
| Synchronous reset setup time   | $T_{SRSTSU}$    | 0.226  |     | 0.265  |       | ns   |
| Synchronous reset hold time  | $T_{SRSTHD}$    | 0.036  |     | 0.043  |       | ns   |
| Write enable setup time  | $T_{WESU}$      | 0.488  |     | 0.574  |       | ns   |
| Write enable hold time   | $T_{WEHD}$      | 0.048  |     | 0.057  |       | ns   |
| Maximum frequency  | $F_{MAX}$       |        |     | 400    | 340   | MHz  |

**Table 237 •  $\mu$ SRAM (RAM64x18) in 64 × 18 Mode (continued)**

| Parameter                | Symbol        | -1     |     | -Std  |     | Unit |
|--------------------------|---------------|--------|-----|-------|-----|------|
|                          |               | Min    | Max | Min   | Max |      |
| Write address setup time | $T_{ADDRCSU}$ | 0.088  |     | 0.104 |     | ns   |
| Write address hold time  | $T_{ADDRCHD}$ | 0.128  |     | 0.15  |     | ns   |
| Write enable setup time  | $T_{WECSU}$   | 0.397  |     | 0.467 |     | ns   |
| Write enable hold time   | $T_{WECHD}$   | -0.026 |     | -0.03 |     | ns   |
| Maximum frequency        | $F_{MAX}$     |        | 250 |       | 250 | MHz  |

The following table lists the  $\mu$ SRAM in 64 × 16 mode in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 238 •  $\mu$ SRAM (RAM64x16) in 64 × 16 Mode**

| Parameter   | Symbol          | -1     |        | -Std   |        | Unit  |
|---|-----------------|--------|--------|--------|--------|-------|
|   |                 | Min    | Max    | Min    | Max    |       |
| Read clock period   | $T_{CY}$        | 4      |        | 4      |        | ns    |
| Read clock minimum pulse width high   | $T_{CLKMPWH}$   | 1.8    |        | 1.8    |        | ns    |
| Read clock minimum pulse width low  | $T_{CLKMPWL}$   | 1.8    |        | 1.8    |        | ns    |
| Read pipeline clock period  | $T_{PLCY}$      | 4      |        | 4      |        | ns    |
| Read pipeline clock minimum pulse width high  | $T_{PLCLKMPWH}$ | 1.8    |        | 1.8    |        | ns    |
| Read pipeline clock minimum pulse width low   | $T_{PLCLKMPWL}$ | 1.8    |        | 1.8    |        | ns    |
| Read access time with pipeline register   | $T_{CLK2Q}$     |        | 0.266  |        | 0.313  | ns    |
| Read access time without pipeline register  |                 |        |        | 1.677  |        | 1.973 |
| Read address setup time in synchronous mode   | $T_{ADDRSU}$    | 0.301  |        | 0.354  |        | ns    |
| Read address setup time in asynchronous mode  |                 |        | 1.856  |        | 2.184  |       |
| Read address hold time in synchronous mode  | $T_{ADDRHD}$    | 0.091  |        | 0.107  |        | ns    |
| Read address hold time in asynchronous mode   |                 |        | -0.778 |        | -0.915 |       |
| Read enable setup time  | $T_{RDENSU}$    | 0.278  |        | 0.327  |        | ns    |
| Read enable hold time   | $T_{RDENHD}$    | 0.057  |        | 0.067  |        | ns    |
| Read block select setup time  | $T_{BLKSU}$     | 1.839  |        | 2.163  |        | ns    |
| Read block select hold time   | $T_{BLKHD}$     | -0.65  |        | -0.765 |        | ns    |
| Read block select to out disable time (when pipelined register is disabled)           | $T_{BLK2Q}$     |        | 2.036  |        | 2.396  | ns    |
| Read asynchronous reset removal time (pipelined clock)                                | $T_{RSTREM}$    | -0.023 |        | -0.027 |        | ns    |
| Read asynchronous reset removal time (non-pipelined clock)                            |                 |        | 0.046  |        | 0.054  |       |
| Read asynchronous reset recovery time (pipelined clock)                               | $T_{RSTREC}$    | 0.507  |        | 0.597  |        | ns    |
| Read asynchronous reset recovery time (non-pipelined clock)                           |                 |        | 0.236  |        | 0.278  |       |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | $T_{R2Q}$       |        | 0.835  |        | 0.983  | ns    |
| Read synchronous reset setup time   | $T_{SRSTSU}$    | 0.271  |        | 0.319  |        | ns    |

The following table lists the  $\mu$ SRAM in  $256 \times 4$  mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 241 •  $\mu$ SRAM (RAM256x4) in  $256 \times 4$  Mode**

| Parameter   | Symbol          | -1    |       | -Std  |       | Unit |
|---|-----------------|-------|-------|-------|-------|------|
|   |                 | Min   | Max   | Min   | Max   |      |
| Read clock period   | $T_{CY}$        | 4     |       | 4     |       | ns   |
| Read clock minimum pulse width high   | $T_{CLKMPWH}$   | 1.8   |       | 1.8   |       | ns   |
| Read clock minimum pulse width low  | $T_{CLKMPWL}$   | 1.8   |       | 1.8   |       | ns   |
| Read pipeline clock period  | $T_{PLCY}$      | 4     |       | 4     |       | ns   |
| Read pipeline clock minimum pulse width high  | $T_{PLCLKMPWH}$ | 1.8   |       | 1.8   |       | ns   |
| Read pipeline clock minimum pulse width low   | $T_{PLCLKMPWL}$ | 1.8   |       | 1.8   |       | ns   |
| Read access time with pipeline register   | $T_{CLK2Q}$     |       | 0.27  |       | 0.31  | ns   |
| Read access time without pipeline register  |                 |       | 1.75  |       | 2.06  | ns   |
| Read address setup time in synchronous mode   | $T_{ADDRSU}$    | 0.301 |       | 0.354 |       | ns   |
| Read address setup time in asynchronous mode  |                 |       | 1.931 |       | 2.272 | ns   |
| Read address hold time in synchronous mode  | $T_{ADDRHD}$    | 0.121 |       | 0.142 |       | ns   |
| Read address hold time in asynchronous mode   |                 |       | -0.65 |       | -0.76 | ns   |
| Read enable setup time  | $T_{RDENSU}$    | 0.278 |       | 0.327 |       | ns   |
| Read enable hold time   | $T_{RDENHD}$    | 0.057 |       | 0.067 |       | ns   |
| Read block select setup time  | $T_{BLKSU}$     | 1.839 |       | 2.163 |       | ns   |
| Read block select hold time   | $T_{BLKHD}$     | -0.65 |       | -0.77 |       | ns   |
| Read block select to out disable time (when pipelined register is disabled)           | $T_{BLK2Q}$     |       | 2.09  |       | 2.46  | ns   |
| Read asynchronous reset removal time (pipelined clock)                                | $T_{RSTREM}$    | -0.02 |       | -0.03 |       | ns   |
| Read asynchronous reset removal time (non-pipelined clock)                            |                 |       | 0.046 |       | 0.054 | ns   |
| Read asynchronous reset recovery time (pipelined clock)                               | $T_{RSTREC}$    | 0.507 |       | 0.597 |       | ns   |
| Read asynchronous reset recovery time (non-pipelined clock)                           |                 |       | 0.236 |       | 0.278 | ns   |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | $T_{R2Q}$       |       | 0.83  |       | 0.98  | ns   |
| Read synchronous reset setup time   | $T_{SRSTSU}$    | 0.271 |       | 0.319 |       | ns   |
| Read synchronous reset hold time  | $T_{SRSTHD}$    | 0.061 |       | 0.071 |       | ns   |
| Write clock period  | $T_{CCY}$       | 4     |       | 4     |       | ns   |
| Write clock minimum pulse width high  | $T_{CCCLKMPWH}$ | 1.8   |       | 1.8   |       | ns   |
| Write clock minimum pulse width low   | $T_{CCCLKMPWL}$ | 1.8   |       | 1.8   |       | ns   |
| Write block setup time  | $T_{BLKCSU}$    | 0.404 |       | 0.476 |       | ns   |
| Write block hold time   | $T_{BLKCHD}$    | 0.007 |       | 0.008 |       | ns   |
| Write input data setup time   | $T_{DINCSU}$    | 0.101 |       | 0.118 |       | ns   |
| Write input data hold time  | $T_{DINCHD}$    | 0.137 |       | 0.161 |       | ns   |
| Write address setup time  | $T_{ADDRCSU}$   | 0.088 |       | 0.104 |       | ns   |

**Table 254 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only) (continued)**

| M2S/M2GL<br>Device | Auto<br>Programming | Auto Update | Programming<br>Recovery | Unit |
|--------------------|---------------------|-------------|-------------------------|------|
|                    | 100 kHz             | 25 MHz      | 12.5 MHz                |      |
| 150                | 161                 | 161         | 161                     | Sec  |

**Table 255 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric and eNVM)**

| M2S/M2GL<br>Device | Auto<br>Programming | Auto Update   | Programming<br>Recovery | Unit |
|--------------------|---------------------|---------------|-------------------------|------|
|                    | 100 kHz             | 25 MHz        | 12.5 MHz                |      |
| 005                | 47                  | 27            | 28                      | Sec  |
| 010                | 77                  | 35            | 35                      | Sec  |
| 025                | 150                 | 42            | 41                      | Sec  |
| 050                | 33 <sup>1</sup>     | Not Supported | Not Supported           | Sec  |
| 060                | 291                 | 83            | 82                      | Sec  |
| 090                | 427                 | 109           | 108                     | Sec  |
| 150                | 708                 | 157           | 160                     | Sec  |
| 005                | 41                  | 48            | 49                      | Sec  |
| 010                | 86                  | 87            | 87                      | Sec  |
| 025                | 87                  | 85            | 86                      | Sec  |
| 050                | 85                  | Not Supported | Not Supported           | Sec  |
| 060                | 78                  | 86            | 86                      | Sec  |
| 090                | 154                 | 162           | 162                     | Sec  |
| 150                | 161                 | 161           | 161                     | Sec  |
| 005                | 87                  | 67            | 66                      | Sec  |
| 010                | 161                 | 113           | 113                     | Sec  |
| 025                | 229                 | 120           | 121                     | Sec  |
| 050                | 112                 | Not Supported | Not Supported           | Sec  |
| 060                | 368                 | 161           | 158                     | Sec  |
| 090                | 582                 | 261           | 260                     | Sec  |
| 150                | 867                 | 309           | 310                     | Sec  |

1. Auto Programming in 050 device is done through SC\_SPI, and SPI CLK is set to 6.25 MHz.

**Table 265 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric Only)**

| M2S/M2GL Device | Auto Programming |               |               | Unit |
|-----------------|------------------|---------------|---------------|------|
|                 | 100 kHz          | 25 MHz        | 12.5 MHz      |      |
| 005             | 69               | 49            | 50            | Sec  |
| 010             | 99               | 57            | 57            | Sec  |
| 025             | 150              | 64            | 63            | Sec  |
| 050             | 55 <sup>1</sup>  | Not Supported | Not Supported | Sec  |
| 060             | 313              | 105           | 104           | Sec  |
| 090             | 449              | 131           | 130           | Sec  |
| 150             | 730              | 179           | 183           | Sec  |

1. Auto programming in 050 device is done through SC\_SPI, and SPI CLK is set to 6.25 MHz.

**Table 266 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only)**

| M2S/M2GL Device | Auto Programming |               |               | Unit |
|-----------------|------------------|---------------|---------------|------|
|                 | 100 kHz          | 25 MHz        | 12.5 MHz      |      |
| 005             | 63               | 70            | 71            | Sec  |
| 010             | 108              | 109           | 109           | Sec  |
| 025             | 109              | 107           | 108           | Sec  |
| 050             | 107              | Not Supported | Not Supported | Sec  |
| 060             | 100              | 108           | 108           | Sec  |
| 090             | 176              | 184           | 184           | Sec  |
| 150             | 183              | 183           | 183           | Sec  |

**Table 267 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric and eNVM)**

| M2S/M2GL Device | Auto Programming |               |               | Unit |
|-----------------|------------------|---------------|---------------|------|
|                 | 100 kHz          | 25 MHz        | 12.5 MHz      |      |
| 005             | 109              | 89            | 88            | Sec  |
| 010             | 183              | 135           | 135           | Sec  |
| 025             | 251              | 142           | 143           | Sec  |
| 050             | 134              | Not Supported | Not Supported | Sec  |
| 060             | 390              | 183           | 180           | Sec  |
| 090             | 604              | 283           | 282           | Sec  |
| 150             | 889              | 331           | 332           | Sec  |

The following table lists the IGLOO2 DEVRST\_N to functional times in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 292 • DEVRST\_N to Functional Times for IGLOO2**

| Symbol           | From             | To                      | Description                                       | Maximum Power-up to Functional Time for IGLOO2 (uS) |     |     |     |     |     |     |
|------------------|------------------|-------------------------|---|---|-----|-----|-----|-----|-----|-----|
|                  |                  |                         |   | 005   | 010 | 025 | 050 | 060 | 090 | 150 |
| $T_{POR2OUT}$    | POWER_ON_RESET_N | Output available at I/O | Fabric to output                                  | 114   | 116 | 113 | 113 | 115 | 115 | 114 |
| $T_{DEVRST2OUT}$ | DEVRST_N         | Output available at I/O | $V_{DD}$ at its minimum threshold level to output | 314   | 353 | 314 | 307 | 343 | 341 | 341 |
| $T_{DEVRST2POR}$ | DEVRST_N         | POWER_ON_RESET_N        | $V_{DD}$ at its minimum threshold level to fabric | 200   | 238 | 201 | 195 | 230 | 229 | 227 |
| $T_{DEVRST2WPU}$ | DEVRST_N         | DDRIO Inbuf weak pull   | DEVRST_N to Inbuf weak pull                       | 208   | 202 | 197 | 193 | 216 | 215 | 215 |
|                  | DEVRST_N         | MSIO Inbuf weak pull    | DEVRST_N to Inbuf weak pull                       | 208   | 202 | 197 | 193 | 216 | 215 | 215 |
|                  | DEVRST_N         | MSIOD Inbuf weak pull   | DEVRST_N to Inbuf weak pull                       | 208   | 202 | 197 | 193 | 216 | 215 | 215 |

**Table 293 • Flash\*Freeze Entry and Exit Times (continued)**

| Parameter  | Symbol   | Entry/Exit Timing<br>FCLK = 100MHz     |     |             | Entry/Exit Timing<br>FCLK = 3 MHz |  |
|--|----------|--|-----|-------------|-----------------------------------|--|
|  |          | 005, 010, 025,<br>060, 090, and<br>150 | 050 | All Devices | Unit                              | Conditions   |
| Exit time with respect to the fabric PLL lock <sup>1</sup> | TFF_EXIT | 1.5                                    | 1.5 | 1.5         | ms                                | eNVM and MSS/HPMS PLL = ON during F*F                                      |
|  |          | 1.5                                    | 1.5 | 1.5         | ms                                | eNVM and MSS/HPMS PLL = OFF during F*F and both are turned back on at exit |
| Exit time with respect to the fabric buffer output         | TFF_EXIT | 21                                     | 15  | 21          | µs                                | eNVM and MSS/HPMS PLL = ON during F*F                                      |
|  |          | 65                                     | 55  | 65          | µs                                | eNVM and MSS/HPMS PLL = OFF during F*F and both are turned back on at exit |

1. PLL Lock Delay set to 1024 cycles (default).

### 2.3.28 DDR Memory Interface Characteristics

The following table lists the DDR memory interface characteristics in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 294 • DDR Memory Interface Characteristics**

| Standard | Supported Data Rate |     | Unit |
|----------|---------------------|-----|------|
|          | Min                 | Max |      |
| DDR3     | 667                 | 667 | Mbps |
| DDR2     | 667                 | 667 | Mbps |
| LPDDR    | 50                  | 400 | Mbps |

### 2.3.29 SFP Transceiver Characteristics

IGLOO2 and SmartFusion2 SerDes complies with small form-factor pluggable (SFP) requirements as specified in SFP INF-80741. The following table provides the electrical characteristics.

The following table lists the SFP transceiver electrical characteristics in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 295 • SFP Transceiver Electrical Characteristics**

| Pin                | Direction | Differential Peak-Peak Voltage |      | Unit |
|--------------------|-----------|--------------------------------|------|------|
|                    |           | Min                            | Max  |      |
| RD+/- <sup>1</sup> | Output    | 1600                           | 2400 | mV   |
| TD+/- <sup>2</sup> | Input     | 350                            | 2400 | mV   |

1. Based on default SerDes transmitter settings for PCIe Gen1. Lower amplitudes are available through programming changes to TX\_AMP setting.
2. Based on Input Voltage Common-Mode (VICM) = 0 V. Requires AC Coupling.

The following table lists the SerDes reference clock AC specifications in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 299 • SerDes Reference Clock AC Specifications**

| Parameter                       | Symbol        | Min  | Max  | Unit |
|---------------------------------|---------------|------|------|------|
| Reference clock frequency       | $F_{REFCLK}$  | 100  | 160  | MHz  |
| Reference clock rise time       | $T_{RISE}$    | 0.6  | 4    | V/ns |
| Reference clock fall time       | $T_{FALL}$    | 0.6  | 4    | V/ns |
| Reference clock duty cycle      | $T_{CYC}$     | 40   | 60   | %    |
| Reference clock mismatch        | $M_{MREFCLK}$ | -300 | 300  | ppm  |
| Reference spread spectrum clock | $SSC_{ref}$   | 0    | 5000 | ppm  |

**Table 300 • HCSL Minimum and Maximum DC Input Levels (Applicable to SerDes REFCLK Only)**

| Parameter                                      | Symbol      | Min   | Typ | Max   | Unit |
|--|-------------|-------|-----|-------|------|
| <b>Recommended DC Operating Conditions</b>     |             |       |     |       |      |
| Supply voltage                                 | $V_{DDI}$   | 2.375 | 2.5 | 2.625 | V    |
| <b>HCSL DC Input Voltage Specification</b>     |             |       |     |       |      |
| DC Input voltage                               | $V_I$       | 0     |     | 2.625 | V    |
| <b>HCSL Differential Voltage Specification</b> |             |       |     |       |      |
| Input common mode voltage                      | $V_{ICM}$   | 0.05  |     | 2.4   | V    |
| Input differential voltage                     | $V_{IDIFF}$ | 100   |     | 1100  | mV   |

**Table 301 • HCSL Minimum and Maximum AC Switching Speeds (Applicable to SerDes REFCLK Only)**

| Parameter                             | Symbol    | Min | Typ | Max | Unit     |
|---------------------------------------|-----------|-----|-----|-----|----------|
| <b>HCSL AC Specifications</b>         |           |     |     |     |          |
| Maximum data rate (for MSIO I/O bank) | $F_{MAX}$ |     |     | 350 | Mbps     |
| <b>HCSL Impedance Specifications</b>  |           |     |     |     |          |
| Termination resistance                | $R_t$     |     | 100 |     | $\Omega$ |

## 2.3.31 SmartFusion2 Specifications

### 2.3.31.1 MSS Clock Frequency

The following table lists the maximum frequency for MSS main clock in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 302 • Maximum Frequency for MSS Main Clock**

| Symbol | Description                              | -1  | -Std | Unit |
|--------|--|-----|------|------|
| M3_CLK | Maximum frequency for the MSS main clock | 166 | 142  | MHz  |

**Table 310 • SPI Characteristics for All Devices (continued)**

| Symbol   | Description  | Min                         | Typ   | Max | Unit | Conditions   |
|--|--|-----------------------------|-------|-----|------|--|
| sp2  | SPI_[0 1]_CLK minimum pulse width high   |                             |       |     |      |  |
|  | SPI_[0 1]_CLK = PCLK/2   | 6                           |       |     | ns   |  |
|  | SPI_[0 1]_CLK = PCLK/4   | 12.05                       |       |     | ns   |  |
|  | SPI_[0 1]_CLK = PCLK/8   | 24.1                        |       |     | ns   |  |
|  | SPI_[0 1]_CLK = PCLK/16  | 0.05                        |       |     | µs   |  |
|  | SPI_[0 1]_CLK = PCLK/32  | 0.095                       |       |     | µs   |  |
|  | SPI_[0 1]_CLK = PCLK/64  | 0.195                       |       |     | µs   |  |
|  | SPI_[0 1]_CLK = PCLK/128   | 0.385                       |       |     | µs   |  |
| sp3  | SPI_[0 1]_CLK minimum pulse width low  |                             |       |     |      |  |
|  | SPI_[0 1]_CLK = PCLK/2   | 6                           |       |     | ns   |  |
|  | SPI_[0 1]_CLK = PCLK/4   | 12.05                       |       |     | ns   |  |
|  | SPI_[0 1]_CLK = PCLK/8   | 24.1                        |       |     | ns   |  |
|  | SPI_[0 1]_CLK = PCLK/16  | 0.05                        |       |     | µs   |  |
|  | SPI_[0 1]_CLK = PCLK/32  | 0.095                       |       |     | µs   |  |
|  | SPI_[0 1]_CLK = PCLK/64  | 0.195                       |       |     | µs   |  |
|  | SPI_[0 1]_CLK = PCLK/128   | 0.385                       |       |     | µs   |  |
| sp4  | SPI_[0 1]_CLK,<br>SPI_[0 1]_DO, SPI_[0 1]_SS<br>rise time (10%–90%) <sup>1</sup> |                             | 2.77  |     | ns   | I/O Configuration:<br>LVCMOS 2.5 V -<br>8 mA<br>AC loading: 35 pF<br>test conditions:<br>Typical voltage,<br>25 °C |
| sp5  | SPI_[0 1]_CLK,<br>SPI_[0 1]_DO, SPI_[0 1]_SS<br>fall time (10%–90%) <sup>1</sup> |                             | 2.906 |     | ns   | I/O Configuration:<br>LVCMOS 2.5 V -<br>8 mA<br>AC loading: 35 pF<br>test conditions:<br>Typical voltage,<br>25 °C |
| SPI master configuration (applicable for 005, 010, 025, and 050 devices) |  |                             |       |     |      |  |
| sp6m   | SPI_[0 1]_DO setup time <sup>2</sup>   | (SPI_x_CLK_period/2) – 8.0  |       |     | ns   |  |
| sp7m   | SPI_[0 1]_DO hold time <sup>2</sup>  | (SPI_x_CLK_period/2) – 2.5  |       |     | ns   |  |
| sp8m   | SPI_[0 1]_DI setup time <sup>2</sup>   | 12                          |       |     | ns   |  |
| sp9m   | SPI_[0 1]_DI hold time <sup>2</sup>  | 2.5                         |       |     | ns   |  |
| SPI slave configuration (applicable for 005, 010, 025, and 050 devices)  |  |                             |       |     |      |  |
| sp6s   | SPI_[0 1]_DO setup time <sup>2</sup>   | (SPI_x_CLK_period/2) – 17.0 |       |     | ns   |  |
| sp7s   | SPI_[0 1]_DO hold time <sup>2</sup>  | (SPI_x_CLK_period/2) + 3.0  |       |     | ns   |  |
| sp8s   | SPI_[0 1]_DI setup time <sup>2</sup>   | 2                           |       |     | ns   |  |
| sp9s   | SPI_[0 1]_DI hold time <sup>2</sup>  | 7                           |       |     | ns   |  |

**Table 310 • SPI Characteristics for All Devices (continued)**

| Symbol  | Description                          | Min                         | Typ | Max | Unit | Conditions |
|---|--------------------------------------|-----------------------------|-----|-----|------|------------|
| SPI master configuration (applicable for 060, 090, and 150 devices) |                                      |                             |     |     |      |            |
| sp6m  | SPI_[0 1]_DO setup time <sup>2</sup> | (SPI_x_CLK_period/2) – 7.0  |     |     | ns   |            |
| sp7m  | SPI_[0 1]_DO hold time <sup>2</sup>  | (SPI_x_CLK_period/2) – 9.5  |     |     | ns   |            |
| sp8m  | SPI_[0 1]_DI setup time <sup>2</sup> | 15                          |     |     | ns   |            |
| sp9m  | SPI_[0 1]_DI hold time <sup>2</sup>  | –2.5                        |     |     | ns   |            |
| SPI slave configuration (applicable for 060, 090, and 150 devices)  |                                      |                             |     |     |      |            |
| sp6s  | SPI_[0 1]_DO setup time <sup>2</sup> | (SPI_x_CLK_period/2) – 16.0 |     |     | ns   |            |
| sp7s  | SPI_[0 1]_DO hold time <sup>2</sup>  | (SPI_x_CLK_period/2) – 3.5  |     |     | ns   |            |
| sp8s  | SPI_[0 1]_DI setup time <sup>2</sup> | 3                           |     |     | ns   |            |
| sp9s  | SPI_[0 1]_DI hold time <sup>2</sup>  | 2.5                         |     |     | ns   |            |

1. For specific Rise/Fall Times board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Microsemi SoC Products Group website: <http://www.microsemi.com/soc/download/ibis/default.aspx>.
2. For allowable pclk configurations, see the Serial Peripheral Interface Controller section in the *UG0331: SmartFusion2 Microcontroller Subsystem User Guide*.

**Figure 23 • SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1)**

