

Welcome to [E-XFL.COM](#)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	56340
Total RAM Bits	1869824
Number of I/O	200
Number of Gates	-
Voltage - Supply	1.14V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	325-TFBGA, FCBGA
Supplier Device Package	325-FCBGA (11x11)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/m2gl050ts-1fcsg325">https://www.e-xfl.com/product-detail/microchip-technology/m2gl050ts-1fcsg325</a>

# Figures

---

Figure 1	High Temperature Data Retention (HTR) .....	9
Figure 2	Timing Model .....	15
Figure 3	Input Buffer AC Loading .....	17
Figure 4	Output Buffer AC Loading .....	18
Figure 5	Tristate Buffer for Enable Path Test Point .....	19
Figure 6	Timing Model for Input Register .....	65
Figure 7	I/O Register Input Timing Diagram .....	66
Figure 8	Timing Model for Output/Enable Register .....	68
Figure 9	I/O Register Output Timing Diagram .....	69
Figure 10	Input DDR Module .....	70
Figure 11	Input DDR Timing Diagram .....	71
Figure 12	Output DDR Module .....	73
Figure 13	Output DDR Timing Diagram .....	74
Figure 14	LUT-4 .....	75
Figure 15	Sequential Module .....	76
Figure 16	Sequential Module Timing Diagram .....	77
Figure 17	Power-up to Functional Timing Diagram for SmartFusion2 .....	115
Figure 18	Power-up to Functional Timing Diagram for IGLOO2 .....	116
Figure 19	DEVRST_N to Functional Timing Diagram for SmartFusion2 .....	117
Figure 20	DEVRST_N to Functional Timing Diagram for IGLOO2 .....	119
Figure 21	I2C Timing Parameter Definition .....	125
Figure 22	SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1) .....	128
Figure 23	SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1) .....	131

# Tables

---

Table 1	IGLOO2 and SmartFusion2 Design Security Densities .....	4
Table 2	IGLOO2 and SmartFusion2 Data Security Densities .....	4
Table 3	Absolute Maximum Ratings .....	5
Table 4	Recommended Operating Conditions .....	6
Table 5	FPGA Operating Limits .....	7
Table 6	Embedded Operating Flash Limits .....	8
Table 7	Device Storage Temperature and Retention .....	8
Table 8	High Temperature Data Retention (HTR) Lifetime .....	8
Table 9	Package Thermal Resistance of SmartFusion2 and IGLOO2 Devices .....	10
Table 10	Quiescent Supply Current Characteristics .....	12
Table 11	SmartFusion2 and IGLOO2 Quiescent Supply Current ( $V_{DD} = 1.2$ V) – Typical Process .....	12
Table 12	Currents During Program Cycle, $0^{\circ}\text{C} \leq T_J \leq 85^{\circ}\text{C}$ – Typical Process .....	13
Table 13	Currents During Verify Cycle, $0^{\circ}\text{C} \leq T_J \leq 85^{\circ}\text{C}$ – Typical Process .....	13
Table 14	SmartFusion2 and IGLOO2 Quiescent Supply Current ( $V_{DD} = 1.26$ V) – Worst-Case Process .....	13
Table 15	Average Junction Temperature and Voltage Derating Factors for Fabric Timing Delays .....	14
Table 16	Inrush Currents at Power up, $-40^{\circ}\text{C} \leq T_J \leq 100^{\circ}\text{C}$ – Typical Process .....	14
Table 17	Timing Model Parameters .....	15
Table 18	Maximum Data Rate Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions .....	19
Table 19	Maximum Data Rate Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions .....	20
Table 20	Maximum Data Rate Summary Table for Differential I/O in Worst-Case Industrial Conditions .....	20
Table 21	Maximum Frequency Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions .....	20
Table 22	Maximum Frequency Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions .....	21
Table 23	Maximum Frequency Summary Table for Differential I/O in Worst-Case Industrial Conditions .....	21
Table 24	Input Capacitance, Leakage Current, and Ramp Time .....	22
Table 25	I/O Weak Pull-up/Pull-down Resistances for DDRIO I/O Bank .....	22
Table 26	I/O Weak Pull-Up/Pull-Down Resistances for MSIO I/O Bank .....	23
Table 27	I/O Weak Pull-up/Pull-down Resistances for MSIOD I/O Bank .....	23
Table 28	Schmitt Trigger Input Hysteresis .....	23
Table 29	LVTTL/LVCMOS 3.3 V DC Recommended DC Operating Conditions (Applicable to MSIO I/O Bank Only) .....	24
Table 30	LVTTL/LVCMOS 3.3 V Input Voltage Specification (Applicable to MSIO I/O Bank Only) .....	24
Table 31	LVCMOS 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only) .....	24
Table 32	LVTTL 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only) .....	24
Table 33	LVTTL/LVCMOS 3.3 V AC Maximum Switching Speed (Applicable to MSIO I/O Bank Only) .....	24
Table 34	LVTTL/LVCMOS 3.3 V Receiver Characteristics for MSIO I/O Bank (Input Buffers) .....	25
Table 35	LVTTL/LVCMOS 3.3 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) .....	25
Table 36	LVTTL/LVCMOS 3.3 V AC Test Parameter Specifications (Applicable to MSIO I/O Bank Only) .....	25
Table 37	LVTTL/LVCMOS 3.3 V Transmitter Drive Strength Specifications for MSIO I/O Bank .....	25
Table 38	LVCMOS 2.5 V DC Recommended DC Operating Conditions .....	26
Table 39	LVCMOS 2.5 V DC Input Voltage Specification .....	26
Table 40	LVCMOS 2.5 V DC Output Voltage Specification .....	26
Table 41	LVCMOS 2.5 V AC Minimum and Maximum Switching Speed .....	26
Table 42	LVCMOS 2.5 V AC Calibrated Impedance Option .....	26
Table 43	LVCMOS 2.5 V Receiver Characteristics (Input Buffers) .....	27
Table 44	LVCMOS 2.5 V Transmitter Characteristics for DDRIO Bank (Output and Tristate Buffers) .....	27
Table 45	LVCMOS 2.5 V AC Test Parameter Specifications .....	27
Table 46	LVCMOS 2.5 V Transmitter Drive Strength Specifications .....	27
Table 47	LVCMOS 2.5 V Transmitter Characteristics for MSIO Bank (Output and Tristate Buffers) .....	28
Table 48	LVCMOS 1.8 V DC Recommended Operating Conditions .....	29
Table 49	LVCMOS 1.8 V DC Input Voltage Specification .....	29
Table 50	LVCMOS 1.8 V DC Output Voltage Specification .....	29

Table 51	LVC MOS 1.8 V Minimum and Maximum AC Switching Speed . . . . .	29
Table 52	LVC MOS 2.5 V Transmitter Characteristics for MSIOD Bank (Output and Tristate Buffers) . . . . .	29
Table 53	LVC MOS 1.8 V Receiver Characteristics (Input Buffers) . . . . .	30
Table 54	LVC MOS 1.8 V AC Calibrated Impedance Option . . . . .	30
Table 55	LVC MOS 1.8 V AC Test Parameter Specifications . . . . .	30
Table 56	LVC MOS 1.8 V Transmitter Drive Strength Specifications . . . . .	30
Table 57	LVC MOS 1.8 V Transmitter Characteristics for DDRIO I/O Bank with Fixed Code (Output and Tristate Buffers) . . . . .	31
Table 58	LVC MOS 1.5 V DC Recommended Operating Conditions . . . . .	32
Table 59	LVC MOS 1.5 V DC Input Voltage Specification . . . . .	32
Table 60	LVC MOS 1.8 V Transmitter Characteristics for MSIO I/O Bank . . . . .	32
Table 61	LVC MOS 1.8 V Transmitter Characteristics for MSIOD I/O Bank . . . . .	32
Table 62	LVC MOS 1.5 V DC Output Voltage Specification . . . . .	33
Table 63	LVC MOS 1.5 V AC Minimum and Maximum Switching Speed . . . . .	33
Table 64	LVC MOS 1.5 V AC Calibrated Impedance Option . . . . .	33
Table 65	LVC MOS 1.5 V AC Test Parameter Specifications . . . . .	33
Table 66	LVC MOS 1.5 V Transmitter Drive Strength Specifications . . . . .	33
Table 67	LVC MOS 1.5 V Receiver Characteristics for DDRIO I/O Bank with Fixed Codes (Input Buffers) . . . . .	34
Table 68	LVC MOS 1.5 V Receiver Characteristics for MSIO I/O Bank (Input Buffers) . . . . .	34
Table 69	LVC MOS 1.5 V Receiver Characteristics for MSIOD I/O Bank (Input Buffers) . . . . .	34
Table 70	LVC MOS 1.5 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers) . . . . .	34
Table 71	LVC MOS 1.5 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) . . . . .	35
Table 72	LVC MOS 1.2 V DC Recommended DC Operating Conditions . . . . .	36
Table 73	LVC MOS 1.2 V DC Input Voltage Specification . . . . .	36
Table 74	LVC MOS 1.2 V DC Output Voltage Specification . . . . .	36
Table 75	LVC MOS 1.2 V Minimum and Maximum AC Switching Speed . . . . .	36
Table 76	LVC MOS 1.5 V Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers) . . . . .	36
Table 77	LVC MOS 1.2 V Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers) . . . . .	37
Table 78	LVC MOS 1.2 V Receiver Characteristics for MSIO I/O Bank (Input Buffers) . . . . .	37
Table 79	LVC MOS 1.2 V AC Calibrated Impedance Option . . . . .	37
Table 80	LVC MOS 1.2 V AC Test Parameter Specifications . . . . .	37
Table 81	LVC MOS 1.2 V Transmitter Drive Strength Specifications . . . . .	37
Table 82	LVC MOS 1.2 V Receiver Characteristics for MSIOD I/O Bank (Input Buffers) . . . . .	38
Table 83	LVC MOS 1.2 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers) . . . . .	38
Table 84	LVC MOS 1.2 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) . . . . .	38
Table 85	PCI/PCI-X DC Recommended Operating Conditions . . . . .	39
Table 86	PCI/PCI-X DC Input Voltage Specification . . . . .	39
Table 87	PCI/PCI-X DC Output Voltage Specification . . . . .	39
Table 88	PCI/PCI-X Minimum and Maximum AC Switching Speed . . . . .	39
Table 89	PCI/PCI-X AC Test Parameter Specifications . . . . .	39
Table 90	LVC MOS 1.2 V Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers) . . . . .	39
Table 91	PCI/PCIX AC Switching Characteristics for Receiver for MSIO I/O Bank (Input Buffers) . . . . .	40
Table 92	PCI/PCIX AC switching Characteristics for Transmitter for MSIO I/O Bank (Output and Tristate Buffers) . . . . .	40
Table 93	HSTL Recommended DC Operating Conditions . . . . .	40
Table 94	HSTL DC Input Voltage Specification . . . . .	40
Table 95	HSTL DC Output Voltage Specification Applicable to DDRIO I/O Bank Only . . . . .	41
Table 96	HSTL DC Differential Voltage Specification . . . . .	41
Table 97	HSTL AC Differential Voltage Specifications . . . . .	41
Table 98	HSTL Minimum and Maximum AC Switching Speed . . . . .	41
Table 99	HSTL Impedance Specification . . . . .	41
Table 100	HSTL Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers) . . . . .	42
Table 101	HSTL Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers) . . . . .	42
Table 102	HSTL AC Test Parameter Specification . . . . .	42
Table 103	DDR1/SSTL2 DC Recommended Operating Conditions . . . . .	43
Table 104	DDR1/SSTL2 DC Input Voltage Specification . . . . .	43
Table 105	DDR1/SSTL2 DC Output Voltage Specification . . . . .	43
Table 106	DDR1/SSTL2 DC Differential Voltage Specification . . . . .	43
Table 107	SSTL2 Receiver Characteristics for DDRIO I/O Bank (Input Buffers) . . . . .	44

Table 108	SSTL2 AC Differential Voltage Specifications .....	44
Table 109	SSTL2 Minimum and Maximum AC Switching Speeds .....	44
Table 110	SSTL2 AC Impedance Specifications .....	44
Table 111	DDR1/SSTL2 AC Test Parameter Specifications .....	44
Table 112	SSTL2 Receiver Characteristics for MSIO I/O Bank (Input Buffers) .....	45
Table 113	DDR1/SSTL2 Receiver Characteristics for MSIOD I/O Bank (Input Buffers) .....	45
Table 114	SSTL2 Class I Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers) .....	45
Table 115	DDR1/SSTL2 Class I Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) .....	45
Table 116	DDR1/SSTL2 Class I Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers) .....	45
Table 117	DDR1/SSTL2 Class II Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers) .....	45
Table 118	SSTL18 DC Recommended DC Operating Conditions .....	46
Table 119	SSTL18 DC Input Voltage Specification .....	46
Table 120	SSTL18 DC Output Voltage Specification .....	46
Table 121	DDR1/SSTL2 Class II Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) .....	46
Table 122	DDR2/SSTL18 Receiver Characteristics for DDRIO I/O Bank with Fixed Code .....	47
Table 123	SSTL18 DC Differential Voltage Specification .....	47
Table 124	SSTL18 AC Differential Voltage Specifications (Applicable to DDRIO Bank Only) .....	47
Table 125	SSTL18 Minimum and Maximum AC Switching Speed (Applicable to DDRIO Bank Only) .....	47
Table 126	SSTL18 AC Impedance Specifications (Applicable to DDRIO Bank Only) .....	47
Table 127	SSTL18 AC Test Parameter Specifications (Applicable to DDRIO Bank Only) .....	47
Table 128	SSTL15 DC Recommended DC Operating Conditions (for DDRIO I/O Bank Only) .....	48
Table 129	SSTL15 DC Input Voltage Specification (for DDRIO I/O Bank Only) .....	48
Table 130	DDR2/SSTL18 Transmitter Characteristics (Output and Tristate Buffers) .....	48
Table 131	SSTL15 AC SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only) .....	49
Table 132	SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only) .....	49
Table 133	SSTL15 AC Calibrated Impedance Option (for DDRIO I/O Bank Only) .....	49
Table 134	SSTL15 DC Output Voltage Specification (for DDRIO I/O Bank Only) .....	49
Table 135	SSTL15 DC Differential Voltage Specification (for DDRIO I/O Bank Only) .....	49
Table 136	DDR3/SSTL15 Receiver Characteristics for DDRIO I/O Bank – with Calibration Only .....	50
Table 137	DDR3/SSTL15 Transmitter Characteristics (Output and Tristate Buffers) .....	50
Table 138	SSTL15 AC Test Parameter Specifications (for DDRIO I/O Bank Only) .....	50
Table 139	LPDDR DC Recommended DC Operating Conditions .....	51
Table 140	LPDDR DC Input Voltage Specification .....	51
Table 141	LPDDR DC Output Voltage Specification Reduced Drive .....	51
Table 142	LPDDR DC Output Voltage Specification Full Drive .....	51
Table 143	LPDDR DC Differential Voltage Specification .....	51
Table 144	LPDDR Receiver Characteristics for DDRIO I/O Bank with Fixed Codes .....	52
Table 145	LPDDR Reduced Drive for DDRIO I/O Bank (Output and Tristate Buffers) .....	52
Table 146	LPDDR AC Differential Voltage Specifications (for DDRIO I/O Bank Only) .....	52
Table 147	LPDDR AC Specifications (for DDRIO I/O Bank Only) .....	52
Table 148	LPDDR AC Calibrated Impedance Option (for DDRIO I/O Bank Only) .....	52
Table 149	LPDDR AC Test Parameter Specifications (for DDRIO I/O Bank Only) .....	52
Table 150	LPDDR-LVCMOS 1.8 V Mode Recommended DC Operating Conditions .....	53
Table 151	LPDDR-LVCMOS 1.8 V Mode DC Input Voltage Specification .....	53
Table 152	LPDDR-LVCMOS 1.8 V Mode DC Output Voltage Specification .....	53
Table 153	LPDDR-LVCMOS 1.8 V Minimum and Maximum AC Switching Speeds .....	53
Table 154	LPDDR-LVCMOS 1.8 V Calibrated Impedance Option .....	53
Table 155	LPDDR Full Drive for DDRIO I/O Bank (Output and Tristate Buffers) .....	53
Table 156	LPDDR-LVCMOS 1.8 V AC Test Parameter Specifications .....	54
Table 157	LPDDR-LVCMOS 1.8 V Mode Transmitter Drive Strength Specification for DDRIO Bank .....	54
Table 158	LPDDR-LVCMOS 1.8V AC Switching Characteristics for Receiver (for DDRIO I/O Bank with Fixed Code - Input Buffers) .....	54
Table 159	LPDDR-LVCMOS 1.8 V AC Switching Characteristics for Transmitter for DDRIO I/O Bank (Output and Tristate Buffers) .....	54
Table 160	LVDS Recommended DC Operating Conditions .....	55

Table 214	LVPECL Recommended DC Operating Conditions .....	64
Table 215	LVPECL Receiver Characteristics for MSIO I/O Bank .....	65
Table 216	LVPECL DC Input Voltage Specification .....	65
Table 217	LVPECL DC Differential Voltage Specification .....	65
Table 218	LVPECL Minimum and Maximum AC Switching Speeds .....	65
Table 219	Input Data Register Propagation Delays .....	67
Table 220	Output/Enable Data Register Propagation Delays .....	69
Table 221	Input DDR Propagation Delays .....	71
Table 222	Output DDR Propagation Delays .....	74
Table 223	Combinatorial Cell Propagation Delays .....	76
Table 224	Register Delays .....	77
Table 225	150 Device Global Resource .....	78
Table 226	090 Device Global Resource .....	78
Table 227	050 Device Global Resource .....	78
Table 228	025 Device Global Resource .....	78
Table 229	010 Device Global Resource .....	79
Table 230	005 Device Global Resource .....	79
Table 231	RAM1K18 – Dual-Port Mode for Depth × Width Configuration 1K × 18 .....	79
Table 232	RAM1K18 – Dual-Port Mode for Depth × Width Configuration 2K × 9 .....	80
Table 233	RAM1K18 – Dual-Port Mode for Depth × Width Configuration 4K × 4 .....	81
Table 234	RAM1K18 – Dual-Port Mode for Depth × Width Configuration 8K × 2 .....	83
Table 235	RAM1K18 – Dual-Port Mode for Depth × Width Configuration 16K × 1 .....	84
Table 236	RAM1K18 – Two-Port Mode for Depth × Width Configuration 512 × 36 .....	85
Table 237	μSRAM (RAM64x18) in 64 × 18 Mode .....	86
Table 238	μSRAM (RAM64x16) in 64 × 16 Mode .....	87
Table 239	μSRAM (RAM128x9) in 128 × 9 Mode .....	88
Table 240	μSRAM (RAM128x8) in 128 × 8 Mode .....	89
Table 241	μSRAM (RAM256x4) in 256 × 4 Mode .....	91
Table 242	μSRAM (RAM512x2) in 512 × 2 Mode .....	92
Table 243	μSRAM (RAM1024x1) in 1024 × 1 Mode .....	93
Table 244	JTAG Programming (Fabric Only) .....	94
Table 245	JTAG Programming (eNVM Only) .....	95
Table 246	JTAG Programming (Fabric and eNVM) .....	95
Table 247	2 Step IAP Programming (Fabric Only) .....	95
Table 248	2 Step IAP Programming (eNVM Only) .....	96
Table 249	2 Step IAP Programming (Fabric and eNVM) .....	96
Table 250	SmartFusion2 Cortex-M3 ISP Programming (Fabric Only) .....	96
Table 251	SmartFusion2 Cortex-M3 ISP Programming (eNVM Only) .....	96
Table 252	SmartFusion2 Cortex-M3 ISP Programming (Fabric and eNVM) .....	97
Table 253	Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric Only) .....	97
Table 254	Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only) .....	97
Table 255	Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric and eNVM) .....	98
Table 256	JTAG Programming (Fabric Only) .....	99
Table 257	JTAG Programming (eNVM Only) .....	99
Table 258	JTAG Programming (Fabric and eNVM) .....	99
Table 259	2 Step IAP Programming (Fabric Only) .....	100
Table 260	2 Step IAP Programming (eNVM Only) .....	100
Table 261	2 Step IAP Programming (Fabric and eNVM) .....	100
Table 262	SmartFusion2 Cortex-M3 ISP Programming (Fabric Only) .....	101
Table 263	SmartFusion2 Cortex-M3 ISP Programming (eNVM Only) .....	101
Table 264	SmartFusion2 Cortex-M3 ISP Programming (Fabric and eNVM) .....	101
Table 265	Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric Only) .....	102
Table 266	Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only) .....	102
Table 267	Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric and eNVM) .....	102
Table 268	Math Blocks with all Registers Used .....	103
Table 269	Math Block with Input Bypassed and Output Registers Used .....	103
Table 270	Math Block with Input Register Used and Output in Bypass Mode .....	104
Table 271	Math Block with Input and Output in Bypass Mode .....	104
Table 272	eNVM Read Performance .....	104

# 1 Revision History

---

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

## 1.1 Revision 11.0

The following is a summary of the changes in revision 11.0 of this document.

- Updated [Table 24](#), page 22 with minimum and maximum values for input current low and high (SAR 73114 and 80314).
- Added [Non-Deterministic Random Bit Generator \(NRBG\) Characteristics](#), page 106 (SAR 73114 and 79517).
- Added 060 device in [Table 282](#), page 110 (SAR 79860).
- Added [DEVRST\\_N to Functional Times](#), page 116 (SAR 73114).
- Added [Cryptographic Block Characteristics](#), page 106 (SAR 73114 and 79516).
- Update [Table 296](#), page 121 with VTX-AMP details (SAR 81756).
- Update note in [Table 297](#), page 122 (SAR 74570 and 80677).
- Update [Table 298](#), page 122 with generic EPICS details (SAR 75307).
- Added [Table 308](#), page 129 (SAR 50424).

## 1.2 Revision 10.0

The following is a summary of the changes in revision 10.0 of this document.

- The Surge Current on VDD during DEVRST\_B Assertion and Surge Current on VDD during Digest Check using System Services tables were deleted and added reference to [AC393: Board Design Guidelines for SmartFusion2 SoC and IGLOO2 FPGAs Application Note](#). (SAR 76865 and 76623).
- Added 060 device in [Table 4](#), page 6 (SAR 76383).
- Updated [Table 24](#), page 22 for ramp time input (SAR 72103).
- Added 060 device details in [Table 284](#), page 112 (SAR 74927).
- Updated [Table 290](#), page 116 for name change (SAR 74925).
- Updated [Table 283](#), page 111 for 060 FG676 Package details (SAR 78849).
- Updated [Table 305](#), page 126 for SmartFusion2 and [Table 310](#), page 129 for IGLOO2 for SPI timing and Fmax (SAR 56645, 75331).
- Updated [Table 293](#), page 119 for Flash\*Freeze entry and exit times (SAR 75329, 75330).
- Updated [Table 297](#), page 122 for RX-CID information (SAR 78271).
- Added [Table 8](#), page 8 and [Figure 1](#), page 9 (SAR 78932).
- Updated [Table 223](#), page 76 for timing characteristics and [Table 224](#), page 77(SAR 75998).
- Added [SRAM PUF](#), page 105 (SAR 64406).
- Added a footnote on digest cycle in [Table 5](#), page 7 (SAR 79812).

## 1.3 Revision 9.0

The following is a summary of the changes in revision 9.0 of this document.

- Added a note in [Table 5](#), page 7 (SAR 71506).
- Added a note in [Table 6](#), page 8 (SAR 74616).
- Added a note in [Figure 3](#), page 17 (SAR 71506).
- Updated Quiescent Supply Current for 060 in [Table 11](#), page 12 and [Table 12](#), page 13 (SAR 74483).
- Updated programming currents for 060 in [Table 13](#), page 13, [Table 14](#), page 13, and [Table 15](#), page 14.
- Added DEVRST\_B assertion tables (SAR 74708).
- Updated I/O speeds for LVDS 3.3 V in [Table 18](#), page 19 and [Table 21](#), page 20 (SAR 69829).
- Updated [Table 24](#), page 22 (SAR 69418).
- Updated [Table 25](#), page 22, [Table 26](#), page 23, [Table 27](#), page 23 (SAR 74570).
- Updated all AC/DC table to link to the [Input Capacitance, Leakage Current, and Ramp Time](#), page 22 for reference (SAR 69418).

## 1.9 Revision 3.0

In revision 3.0 of this document, the Theta B/C columns and FCS325 package was updated. For more information, see [Table 9](#), page 10 (SAR 62002).

## 1.10 Revision 2.0

The following is a summary of the changes in revision 2.0 of this document.

- [Table 1](#), page 4 was updated (SAR 59056).
- [Table 7](#), page 8 temperature and data retention information was updated SAR (61363).
- Storage Operating Table was updated and split into three tables – [Table 5](#), page 7, [Table 7](#), page 8 (SAR 58725).
- Updated Theta B/C columns and FCS325 package in [Table 9](#), page 10 (SAR 62002).
- Added 090-FCS325 thermal resistance to [Table 9](#), page 10 (SAR 59384).
- TQ144 package was added to [Table 9](#), page 10 (SAR 57708).
- Added PLL jitter data for the VF400 package (SAR 53162).
- Added Additional Worst Case IDD to [Table 11](#), page 12 and [Table 12](#), page 13 (SAR 59077).
- [Table 13](#), page 13, [Table 14](#), page 13, and [Table 15](#), page 14 were added to verify Inrush currents (SAR 56348).
- [Table 18](#), page 19 and [Table 21](#), page 20 – I/O speeds were replaced.
- Max speed was changed in [Table 41](#), page 26 (SAR 57221) and in [Table 52](#), page 29 (SAR 57113).
- [Minimum and Maximum DC/AC Input and Output Levels Specification](#), page 29 and [Table 49](#), page 29–[Table 57](#), page 31 were added.
- Added Cload to [Table 89](#), page 39 (SAR 56238).
- Removed "Rs" information in DDR Timing Measurement [Table 123](#), page 47, [Table 133](#), page 49, and [Table 144](#), page 52.
- Updated drive programming for M/B-LVDS outputs (SAR 58154).
- Added an inverter bubble to DDR\_IN latch in [Figure 10](#), page 70 (SAR 61418).
- QF waveform in [Figure 11](#), page 71 was updated (SAR 59816).
- uSRAM Write Clock minimum values were updated in [Table 237](#), page 86–[Table 243](#), page 93 (SAR 55236).
- Fixed typo in the 32 kHz Crystal (XTAL) oscillator accuracy data section (SAR 59669).
- The "On-Chip Oscillator" section was split, and the [Embedded NVM \(eNVM\) Characteristics](#), page 104 was added. [Table 277](#), page 107–[Table 281](#), page 109 were revised.(SARs 57898 and 59669).
- PLL VCP Frequency and conditions were added to [Table 282](#), page 110 (SAR 57416).
- Fixed typo for PLL jitter data in the 100-400 MHz range (SAR 60727).
- Updated FCCC information in [Table 282](#), page 110 and [Table 283](#), page 111 (SAR 60799).
- Device 025 specifications were added to [Table 283](#), page 111 (SAR 51625).
- JTAG [Table 284](#), page 112 was replaced (SAR 51188).
- Flash\*Freeze [Table 293](#), page 119 was replaced (SAR 57828).
- Added support for HCSL I/O Standard for SERDES reference clocks in [Table 300](#), page 123 and [Table 301](#), page 123 (SAR 50748).
- Tir and Tif parameters were added to [Table 303](#), page 124 (SAR 52203).
- Speed grade consistency was fixed in tables throughout the datasheet (SAR 50722).
- Added jitter attenuation information (SAR 59405).

## 1.11 Revision 1.0

The following is a summary of the changes in revision 1.0 of this document.

- The IGLOO2 v2 and the SmartFusion2 v5 datasheets are combined into this single product family datasheet.

## 2 IGLOO2 FPGA and SmartFusion2 SoC FPGA

---

Microsemi's mainstream SmartFusion<sup>®</sup>2 SoC and IGLOO<sup>®</sup>2 FPGA families integrate an industry standard 4-input lookup table-based (LUT) FPGA fabric with integrated math blocks, multiple embedded memory blocks, and high-performance SerDes communication interfaces on a single chip. Both families benefit from low-power flash technology and are the most secure and reliable FPGAs in the industry. These next generation devices offer up to 150K Logic Elements, up to 5 MBs of embedded RAM, up to 16 SerDes lanes, and up to four PCI Express Gen 2 endpoints, as well as integrated hard DDR3 memory controllers with error correction.

SmartFusion2 devices integrate an entire low-power, real-time microcontroller subsystem (MSS) with a rich set of industry-standard peripherals including Ethernet, USB, and CAN, while IGLOO2 devices integrate a high-performance memory subsystem with on-chip flash, 32 Kbyte embedded SRAM, and multiple DMA controllers.

### 2.1 Device Status

The following table shows the design security densities and development status of the IGLOO2 FPGA and SmartFusion2 SoC FPGA devices.

**Table 1 • IGLOO2 and SmartFusion2 Design Security Densities**

Design Security Device Densities	Status
005	Production
010, 010T	Production
025, 025T	Production
050, 050T	Production
060, 060T	Production
090, 090T	Production
150, 150T	Production

The following table shows the data security densities and development status of the IGLOO2 FPGA and SmartFusion2 SoC FPGA devices.

**Table 2 • IGLOO2 and SmartFusion2 Data Security Densities**

Data Security Device Densities	Status
005S	Production
010TS	Production
025TS	Production
050TS	Production
060TS	Production
090TS	Production
150TS	Production

- For flash programming and retention maximum limits, see Table 5, page 7. For recommended operating conditions, see Table 4, page 6.

**Table 4 • Recommended Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Operating junction temperature	T <sub>J</sub>	0	25	85	°C	Commercial
		-40	25	100	°C	Industrial
Programming junction temperatures <sup>1</sup>	T <sub>J</sub>	0	25	85	°C	Commercial
		-40	25	100	°C	Industrial
DC core supply voltage. Must always power this pin.	V <sub>DD</sub>	1.14	1.2	1.26	V	
Power supply for charge pumps (for normal operation and programming) for the 005, 010, 025, 050, 060 devices	V <sub>PP</sub>	2.375	2.5	2.625	V	2.5 V range
		3.15	3.3	3.45	V	3.3 V range
Power supply for charge pumps (for normal operation and programming) for the 090 and 150 devices	V <sub>PP</sub>	3.15	3.3	3.45	V	3.3 V range
Analog power pad for MDDR PLL	MSS_MDDR_PLL_VDDA	2.375	2.5	2.625	V	2.5 V range
		3.15	3.3	3.45	V	3.3 V range
Analog power pad for MDDR PLL	HPMS_MDDR_PLL_VDDA	2.375	2.5	2.625	V	2.5 V range
		3.15	3.3	3.45	V	3.3 V range
Analog power pad for FDDR PLL	FDDR_PLL_VDDA	2.375	2.5	2.625	V	2.5 V range
		3.15	3.3	3.45	V	3.3 V range
Analog power pad for MDDR PLL	PLL0_PLL1_MSS_MDDR_V DDA	2.375	2.5	2.625	V	2.5 V range
		3.15	3.3	3.45	V	3.3 V range
Analog power pad for MDDR PLL	PLL0_PLL1_HPMS_MDDR_ VDDA	2.375	2.5	2.625	V	2.5 V range
		3.15	3.3	3.45	V	3.3 V range
Analog power pad for PLL0 to PLL5	CCC_XX[01]_PLL_VDDA	2.375	2.5	2.625	V	2.5 V range
		3.15	3.3	3.45	V	3.3 V range
High supply voltage for PLL SerDes[01]	SERDES_[01]_PLL_VDDA	2.375	2.5	2.625	V	2.5 V range
		3.15	3.3	3.45	V	3.3 V range
Analog power for SerDes[01] PLL Lane 0 to Lane 3. This is a 2.5 V SerDes internal PLL supply.	SERDES_[01]_L[0123]_VD DAPLL	2.375	2.5	2.625	V	
TX/RX analog I/O voltage. Low voltage power for the lanes of SerDesIF0. This is a 1.2 V SerDes PMA supply.	SERDES_[01]_L[0123]_VD DAIO	1.14	1.2	1.26	V	
PCIe/PCS power supply	SERDES_[01]_VDD	1.14	1.2	1.26	V	
1.2 V DC supply voltage	V <sub>DD1x</sub>	1.14	1.2	1.26	V	
1.5 V DC supply voltage	V <sub>DD1x</sub>	1.425	1.5	1.575	V	
1.8 V DC supply voltage	V <sub>DD1x</sub>	1.71	1.8	1.89	V	
2.5 V DC supply voltage	V <sub>DD1x</sub>	2.375	2.5	2.625	V	

where

- $\theta_{JA}$  = Junction-to-air thermal resistance
- $\theta_{JB}$  = Junction-to-board thermal resistance
- $\theta_{JC}$  = Junction-to-case thermal resistance
- $T_J$  = Junction temperature
- $T_A$  = Ambient temperature
- $T_B$  = Board temperature (measured 1.0 mm away from the package edge)
- $T_C$  = Case temperature
- $P$  = Total power dissipated by the device


**Table 9 • Package Thermal Resistance of SmartFusion2 and IGLOO2 Devices**

<b>Device</b>	<b>Still Air</b>	<b>1.0 m/s</b>	<b>2.5 m/s</b>	$\theta_{JB}$	$\theta_{JC}$	<b>Unit</b>
		$\theta_{JA}$				
<b>005</b>						
FG484	19.36	15.81	14.63	9.74	5.27	°C/W
VF256	41.30	38.16	35.30	28.41	3.94	°C/W
VF400	20.19	16.94	15.41	8.86	4.95	°C/W
TQ144	42.80	36.80	34.50	37.20	10.80	°C/W
<b>010</b>						
FG484	18.22	14.83	13.62	8.83	4.92	°C/W
VF256	37.36	34.26	31.45	24.84	7.89	°C/W
VF400	19.40	15.75	14.22	8.11	4.22	°C/W
TQ144	38.60	32.60	30.30	31.80	8.60	°C/W
<b>025</b>						
FG484	17.03	13.66	12.45	7.66	4.18	°C/W
VF256	33.85	30.59	27.85	21.63	6.13	°C/W
VF400	18.36	14.89	13.36	7.12	3.41	°C/W
FCS325	29.17	24.87	23.12	14.44	2.31	°C/W
<b>050</b>						
FG484	15.29	12.19	10.99	6.27	3.24	°C/W
FG896	14.70	12.50	10.90	7.20	4.90	°C/W
VF400	17.53	14.17	12.63	6.32	2.81	°C/W
FCS325	27.38	23.18	21.41	12.47	1.59	°C/W
<b>060</b>						
FG484	15.40	12.06	10.85	6.14	3.15	°C/W
FG676	15.49	12.21	11.06	7.07	3.87	°C/W
VF400	17.45	14.01	12.47	6.22	2.69	°C/W
FCS325	27.03	22.91	21.25	12.33	1.54	°C/W
<b>090</b>						
FG484	14.64	11.37	10.16	5.43	2.77	°C/W
FG676	14.52	11.19	10.37	6.17	3.24	°C/W
FCS325	26.63	22.26	20.13	14.24	2.50	°C/W

### 2.3.5.2 Output Buffer and AC Loading

The following figure shows the output buffer and AC loading.



**Figure 4 • Output Buffer AC Loading**



### 2.3.5.3 Tristate Buffer and AC Loading

The tristate path for enable path loadings is described in the respective specifications. The following figure shows the methodology of characterization illustrated by the enable path test point.

**Figure 5 • Tristate Buffer for Enable Path Test Point**



### 2.3.5.4 I/O Speeds

This section describes the maximum data rate summary of I/O in worst-case industrial conditions. See the individual I/O standards for operating conditions.

**Table 18 • Maximum Data Rate Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions**

I/O	MSIO	MSIOD	DDRIO	Unit
PCI 3.3 V	630			Mbps
LVTTL 3.3 V	600			Mbps
LVCMS 3.3 V	600			Mbps
LVCMS 2.5 V	410	420	400	Mbps
LVCMS 1.8 V	295	400	400	Mbps
LVCMS 1.5 V	160	220	235	Mbps
LVCMS 1.2 V	120	160	200	Mbps
LPDDR-LVCMS 1.8 V mode			400	Mbps

The following table lists the minimum and maximum I/O weak pull-up/pull-down resistance values of MSIO I/O bank at V<sub>OH</sub>/V<sub>OL</sub> Level.

**Table 26 • I/O Weak Pull-Up/Pull-Down Resistances for MSIO I/O Bank**

<b>V<sub>DDI</sub> Domain</b>	<b>R(WEAK PULL-UP) at V<sub>OH</sub> (Ω)</b>		<b>R(WEAK PULL-DOWN) at V<sub>OL</sub> (Ω)</b>	
	<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>
3.3 V	9.9K	17.1K	9.98K	17.5K
2.5 V <sup>1, 2</sup>	10K	17.6K	10.1K	18.4K
1.8 V <sup>1, 2</sup>	10.4K	19.1K	10.4K	20.4K
1.5 V <sup>1, 2</sup>	10.7K	20.4K	10.8K	22.2K
1.2 V <sup>1, 2</sup>	11.3K	23.2K	11.5K	26.7K

1. R(WEAK PULL-DOWN) = (V<sub>OLspec</sub>)/I(WEAK PULL-DOWN MAX).

2. R(WEAK PULL-UP) = (V<sub>DDImax</sub> – V<sub>OHspec</sub>)/I(WEAK PULL-UP MIN).

The following table lists the minimum and maximum I/O weak pull-up/pull-down resistance values of MSIOD I/O bank at V<sub>OH</sub>/V<sub>OL</sub> Level.

**Table 27 • I/O Weak Pull-up/Pull-down Resistances for MSIOD I/O Bank**

<b>V<sub>DDI</sub> Domain</b>	<b>R(WEAK PULL-UP) at V<sub>OH</sub> (Ω)</b>		<b>R(WEAK PULL-DOWN) at V<sub>OL</sub> (Ω)</b>	
	<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>
2.5 V <sup>1, 2</sup>	9.6K	16.6K	9.5K	16.4K
1.8 V <sup>1, 2</sup>	9.7K	17.3K	9.7K	17.1K
1.5 V <sup>1, 2</sup>	9.9K	18K	9.8K	17.6K
1.2 V <sup>1, 2</sup>	10.3K	19.6K	10K	19.1K

1. R(WEAK PULL-DOWN) = (V<sub>OLspec</sub>)/I(WEAK PULL-DOWN MAX).

2. R(WEAK PULL-UP) = (V<sub>DDImax</sub> – V<sub>OHspec</sub>)/I(WEAK PULL-UP MIN).

The following table lists the hysteresis voltage value for schmitt trigger mode input buffers.

**Table 28 • Schmitt Trigger Input Hysteresis**

<b>Input Buffer Configuration</b>	<b>Hysteresis Value (Typical, unless otherwise noted)</b>
3.3 V LVTTL/LVC MOS/ PCI/PCI-X	0.05 × V <sub>DDI</sub> (worst-case)
2.5 V LVC MOS	0.05 × V <sub>DDI</sub> (worst-case)
1.8 V LVC MOS	0.1 × V <sub>DDI</sub> (worst-case)
1.5 V LVC MOS	60 mV
1.2 V LVC MOS	20 mV

**Table 118 • DDR1/SSTL2 Class II Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

	$T_{DP}$		$T_{ZL}$		$T_{ZH}$		$T_{HZ}$		$T_{LZ}$		Unit
	-1	-Std									
Single-ended	2.29	2.693	1.988	2.338	1.978	2.326	1.989	2.34	1.979	2.328	ns
Differential	2.418	2.846	2.304	2.711	2.297	2.702	2.131	2.506	2.124	2.499	ns

**2.3.6.4 Stub-Series Terminated Logic 1.8 V (SSTL18)**

SSTL18 Class I and Class II are supported in IGLOO2 and SmartFusion2 SoC FPGAs, and also comply with the reduced and full drive double date rate (DDR2) standard. IGLOO2 and SmartFusion2 SoC FPGA I/Os support both standards for single-ended signaling and differential signaling for SSTL18. This standard requires a differential amplifier input buffer and a push-pull output buffer.

**Minimum and Maximum DC/AC Input and Output Levels Specification****Table 119 • SSTL18 DC Recommended DC Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{DDI}$	1.71	1.8	1.89	V
Termination voltage	$V_{TT}$	0.838	0.900	0.964	V
Input reference voltage	$V_{REF}$	0.838	0.900	0.964	V

**Table 120 • SSTL18 DC Input Voltage Specification**

Parameter	Symbol	Min	Max	Unit
DC input logic high	$V_{IH}$ (DC)	$V_{REF} + 0.125$	1.89	V
DC input logic low	$V_{IL}$ (DC)	-0.3	$V_{REF} - 0.125$	V
Input current high <sup>1</sup>	$I_{IH}$ (DC)			
Input current low <sup>1</sup>	$I_{IL}$ (DC)			

1. See [Table 24](#), page 22.

**Table 121 • SSTL18 DC Output Voltage Specification**

Parameter	Symbol	Min	Max	Unit
<b>SSTL18 Class I (DDR2 Reduced Drive)</b>				
DC output logic high	$V_{OH}$	$V_{TT} + 0.603$		V
DC output logic low	$V_{OL}$		$V_{TT} - 0.603$	V
Output minimum source DC current (DDRIO I/O bank only)	$I_{OH}$ at $V_{OH}$	6.5		mA
Output minimum sink current (DDRIO I/O bank only)	$I_{OL}$ at $V_{OL}$	-6.5		mA
<b>SSTL18 Class II (DDR2 Full Drive)<sup>1</sup></b>				
DC output logic high	$V_{OH}$	$V_{TT} + 0.603$		V
DC output logic low	$V_{OL}$		$V_{TT} - 0.603$	V
Output minimum source DC current (DDRIO I/O bank only)	$I_{OH}$ at $V_{OH}$	13.4		mA
Output minimum sink current (DDRIO I/O bank only)	$I_{OL}$ at $V_{OL}$	-13.4		mA

1. To meet JEDEC Electrical Compliance, use DDR2 Full Drive Transmitter.

### 2.3.11 Global Resource Characteristics

The IGLOO2 and SmartFusion2 SoC FPGA devices offer a powerful, low skew global routing network which provides an effective clock distribution throughout the FPGA fabric. See [UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide](#) for the positions of various global routing resources.

The following table lists the 150 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 225 • 150 Device Global Resource**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>		<b>Unit</b>
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
Input low delay for global clock	$T_{RCKL}$	0.83	0.911	0.831	0.913	ns
Input high delay for global clock	$T_{RCKH}$	1.457	1.588	1.715	1.869	ns
Maximum skew for global clock	$T_{RCKSW}$		0.131		0.154	ns

The following table lists the 090 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 226 • 090 Device Global Resource**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>		<b>Unit</b>
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
Input low delay for global clock	$T_{RCKL}$	0.835	0.888	0.833	0.886	ns
Input high delay for global clock	$T_{RCKH}$	1.405	1.489	1.654	1.752	ns
Maximum skew for global clock	$T_{RCKSW}$		0.084		0.098	ns

The following table lists the 050 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 227 • 050 Device Global Resource**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>		<b>Unit</b>
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
Input low delay for global clock	$T_{RCKL}$	0.827	0.897	0.826	0.896	ns
Input high delay for global clock	$T_{RCKH}$	1.419	1.53	1.671	1.8	ns
Maximum skew for global clock	$T_{RCKSW}$		0.111		0.129	ns

The following table lists the 025 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 228 • 025 Device Global Resource**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>		<b>Unit</b>
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
Input low delay for global clock	$T_{RCKL}$	0.747	0.799	0.745	0.797	ns
Input high delay for global clock	$T_{RCKH}$	1.294	1.378	1.522	1.621	ns
Maximum skew for global clock	$T_{RCKSW}$		0.084		0.099	ns

**Table 237 • μSRAM (RAM64x18) in 64 × 18 Mode (continued)**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>		<b>Unit</b>
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
Write address setup time	T <sub>ADDRCSU</sub>	0.088		0.104		ns
Write address hold time	T <sub>ADDRCHD</sub>	0.128		0.15		ns
Write enable setup time	T <sub>WECSU</sub>	0.397		0.467		ns
Write enable hold time	T <sub>WECHD</sub>	-0.026		-0.03		ns
Maximum frequency	F <sub>MAX</sub>		250		250	MHz

The following table lists the μSRAM in 64 × 16 mode in worst commercial-case conditions when T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V.

**Table 238 • μSRAM (RAM64x16) in 64 × 16 Mode**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>		<b>Unit</b>
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
Read clock period	T <sub>CY</sub>	4		4		ns
Read clock minimum pulse width high	T <sub>CLKMPWH</sub>	1.8		1.8		ns
Read clock minimum pulse width low	T <sub>CLKMPWL</sub>	1.8		1.8		ns
Read pipeline clock period	T <sub>PLCY</sub>	4		4		ns
Read pipeline clock minimum pulse width high	T <sub>PLCLKMPWH</sub>	1.8		1.8		ns
Read pipeline clock minimum pulse width low	T <sub>PLCLKMPWL</sub>	1.8		1.8		ns
Read access time with pipeline register	T <sub>CLK2Q</sub>		0.266		0.313	ns
Read access time without pipeline register			1.677		1.973	ns
Read address setup time in synchronous mode	T <sub>ADDRSU</sub>	0.301		0.354		ns
Read address setup time in asynchronous mode		1.856		2.184		ns
Read address hold time in synchronous mode	T <sub>ADDRHD</sub>	0.091		0.107		ns
Read address hold time in asynchronous mode		-0.778		-0.915		ns
Read enable setup time	T <sub>RDENSU</sub>	0.278		0.327		ns
Read enable hold time	T <sub>RDENHD</sub>	0.057		0.067		ns
Read block select setup time	T <sub>BLKSU</sub>	1.839		2.163		ns
Read block select hold time	T <sub>BLKHD</sub>	-0.65		-0.765		ns
Read block select to out disable time (when pipelined register is disabled)	T <sub>BLK2Q</sub>		2.036		2.396	ns
Read asynchronous reset removal time (pipelined clock)		-0.023		-0.027		ns
Read asynchronous reset removal time (non-pipelined clock)	T <sub>RSTREM</sub>	0.046		0.054		ns
Read asynchronous reset recovery time (pipelined clock)		0.507		0.597		ns
Read asynchronous reset recovery time (non-pipelined clock)	T <sub>RSTREC</sub>	0.236		0.278		ns
Read asynchronous reset to output propagation delay (with pipelined register enabled)	T <sub>R2Q</sub>		0.835		0.983	ns
Read synchronous reset setup time	T <sub>SRSTSU</sub>	0.271		0.319		ns

**Table 245 • JTAG Programming (eNVM Only)**

M2S/M2GL Device	Image size Bytes	Program	Verify	Unit
005	137536	39	4	Sec
010	274816	78	9	Sec
025	274816	78	9	Sec
050	278528	84	8	Sec
060	268480	76	8	Sec
090	544496	154	15	Sec
150	544496	155	15	Sec

**Table 246 • JTAG Programming (Fabric and eNVM)**


M2S/M2GL Device	Image size Bytes	Program	Verify	Unit
005	439296	59	11	Sec
010	842688	107	20	Sec
025	1497408	120	35	Sec
050	2695168	162	59	Sec
060	2686464	158	70	Sec
090	4190208	266	147	Sec
150	6682768	316	231	Sec


**Table 247 • 2 Step IAP Programming (Fabric Only)**

M2S/M2GL Device	Image size Bytes	Authenticate	Program	Verify	Unit
005	302672	4	17	6	Sec
010	568784	7	23	12	Sec
025	1223504	14	33	23	Sec
050	2424832	29	52	40	Sec
060	2418896	39	61	50	Sec
090	3645968	60	84	73	Sec
150	6139184	100	132	120	Sec

**Table 291 • DEVRST\_N to Functional Times for SmartFusion2 (continued)**

<b>Symbol</b>	<b>From</b>	<b>To</b>	<b>Description</b>	<b>Maximum Power-up to Functional Time for SmartFusion2 (uS)</b>							
				<b>005</b>	<b>010</b>	<b>025</b>	<b>050</b>	<b>060</b>	<b>090</b>	<b>150</b>	
T <sub>DEVRST2POR</sub>	DEVRST_N	POWER_O_N_RESET_N	V <sub>DD</sub> at its minimum threshold level to fabric	233	289	216	213	237	234	219	
T <sub>DEVRST2MSSRST</sub>	DEVRST_N	MSS_RESET_N_M2F	V <sub>DD</sub> at its minimum threshold level to MSS	702	765	712	688	636	630	866	
T <sub>DEVRST2WPU</sub>	DEVRST_N	DDRIO Inbuf weak pull	DEVRST_N to Inbuf weak pull	208	202	197	193	216	215	215	
	DEVRST_N	MSIO Inbuf weak pull	DEVRST_N to Inbuf weak pull	208	202	197	193	216	215	215	
	DEVRST_N	MSIOD Inbuf weak pull	DEVRST_N to Inbuf weak pull	208	202	197	193	216	215	215	

**Figure 19 • DEVRST\_N to Functional Timing Diagram for SmartFusion2**

**Figure 20 • DEVRST\_N to Functional Timing Diagram for IGLOO2**

### 2.3.27 Flash\*Freeze Timing Characteristics

The following table lists the Flash\*Freeze entry and exit times in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 293 • Flash\*Freeze Entry and Exit Times**

Parameter	Symbol	Entry/Exit Timing FCLK = 100MHz		Entry/Exit Timing FCLK = 3 MHz		
		150	050	All Devices	Unit	Conditions
Entry time	TFF_ENTRY	160	150	320	μs	eNVM and MSS/HPMS PLL = ON
		215	200	430	μs	eNVM and MSS/HPMS PLL = OFF
Exit time with respect to the MSS PLL Lock	TFF_EXIT	100	100	140	μs	eNVM and MSS/HPMS PLL = ON during F*F
		136	120	190	μs	eNVM = ON and MSS/HPMS PLL = OFF during F*F and MSS/HPMS PLL turned back on at exit
		200	200	285	μs	eNVM and MSS/HPMS PLL = OFF during F*F and both are turned back on at exit
		200	200	285	μs	eNVM = OFF and MSS/HPMS PLL = ON during F*F and eNVM turned back on at exit

**Table 310 • SPI Characteristics for All Devices (continued)**

Symbol	Description	Min	Typ	Max	Unit	Conditions
SPI master configuration (applicable for 060, 090, and 150 devices)						
sp6m	SPI_[0 1]_DO setup time <sup>2</sup>	(SPI_x_CLK_period/2) – 7.0			ns	
sp7m	SPI_[0 1]_DO hold time <sup>2</sup>	(SPI_x_CLK_period/2) – 9.5			ns	
sp8m	SPI_[0 1]_DI setup time <sup>2</sup>	15			ns	
sp9m	SPI_[0 1]_DI hold time <sup>2</sup>	–2.5			ns	
SPI slave configuration (applicable for 060, 090, and 150 devices)						
sp6s	SPI_[0 1]_DO setup time <sup>2</sup>	(SPI_x_CLK_period/2) – 16.0			ns	
sp7s	SPI_[0 1]_DO hold time <sup>2</sup>	(SPI_x_CLK_period/2) - 3.5			ns	
sp8s	SPI_[0 1]_DI setup time <sup>2</sup>	3			ns	
sp9s	SPI_[0 1]_DI hold time <sup>2</sup>	2.5			ns	

1. For specific Rise/Fall Times board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Microsemi SoC Products Group website: <http://www.microsemi.com/soc/download/ibis/default.aspx>.
2. For allowable pcik configurations, see the Serial Peripheral Interface Controller section in the *UG0331: SmartFusion2 Microcontroller Subsystem User Guide*.

**Figure 23 • SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1)**