



Welcome to [E-XFL.COM](#)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status | Active |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | 56340 |
| Total RAM Bits | 1869824 |
| Number of I/O | 200 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 2.625V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 325-TFBGA, FCBGA |
| Supplier Device Package | 325-FCBGA (11x11) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/m2gl050ts-fcs325i |

2 IGLOO2 FPGA and SmartFusion2 SoC FPGA

Microsemi's mainstream SmartFusion®2 SoC and IGLOO®2 FPGA families integrate an industry standard 4-input lookup table-based (LUT) FPGA fabric with integrated math blocks, multiple embedded memory blocks, and high-performance SerDes communication interfaces on a single chip. Both families benefit from low-power flash technology and are the most secure and reliable FPGAs in the industry. These next generation devices offer up to 150K Logic Elements, up to 5 MBs of embedded RAM, up to 16 SerDes lanes, and up to four PCI Express Gen 2 endpoints, as well as integrated hard DDR3 memory controllers with error correction.

SmartFusion2 devices integrate an entire low-power, real-time microcontroller subsystem (MSS) with a rich set of industry-standard peripherals including Ethernet, USB, and CAN, while IGLOO2 devices integrate a high-performance memory subsystem with on-chip flash, 32 Kbyte embedded SRAM, and multiple DMA controllers.

2.1 Device Status

The following table shows the design security densities and development status of the IGLOO2 FPGA and SmartFusion2 SoC FPGA devices.

Table 1 • IGLOO2 and SmartFusion2 Design Security Densities

| Design Security Device Densities | Status |
|----------------------------------|------------|
| 005 | Production |
| 010, 010T | Production |
| 025, 025T | Production |
| 050, 050T | Production |
| 060, 060T | Production |
| 090, 090T | Production |
| 150, 150T | Production |

The following table shows the data security densities and development status of the IGLOO2 FPGA and SmartFusion2 SoC FPGA devices.

Table 2 • IGLOO2 and SmartFusion2 Data Security Densities

| Data Security Device Densities | Status |
|--------------------------------|------------|
| 005S | Production |
| 010TS | Production |
| 025TS | Production |
| 050TS | Production |
| 060TS | Production |
| 090TS | Production |
| 150TS | Production |

The following table lists the embedded operating flash limits.

Table 6 • Embedded Operating Flash Limits

| Product Grade | Element | Programming Temperature | Maximum Operating Temperature | Programming Cycles | Retention (Biased/Unbiased) |
|---------------|----------------|-------------------------------|-------------------------------|-----------------------------------------------------------------------|-----------------------------------------------------------------------|
| Commercial | Embedded flash | Min $T_J = 0^\circ\text{C}$ | Min $T_J = 0^\circ\text{C}$ | < 1000 cycles per page, up to two million cycles per eNVM array | 20 years |
| | | Max $T_J = 85^\circ\text{C}$ | Max $T_J = 85^\circ\text{C}$ | Min $T_J = 0^\circ\text{C}$ Max $T_J = 85^\circ\text{C}$ | < 10000 cycles per page, up to 20 million cycles per eNVM array |
| Industrial | Embedded flash | Min $T_J = -40^\circ\text{C}$ | Min $T_J = -40^\circ\text{C}$ | < 1000 cycles per page, up to two million cycles per eNVM array | 20 years |
| | | Max $T_J = 100^\circ\text{C}$ | Max $T_J = 100^\circ\text{C}$ | Min $T_J = -40^\circ\text{C}$ Max $T_J = 100^\circ\text{C}$ | < 10000 cycles per page, up to 20 million cycles per eNVM array |

Note: If your product qualification requires accelerated programming cycles, see *Microsemi SoC Products Quality and Reliability Report* about recommended methodologies.

Table 7 • Device Storage Temperature and Retention

| Product Grade | Storage Temperature (T_{stg}) | Retention |
|---------------|----------------------------------------------------------------|-----------|
| Commercial | Min $T_J = 0^\circ\text{C}$ Max $T_J = 85^\circ\text{C}$ | 20 years |
| Industrial | Min $T_J = -40^\circ\text{C}$ Max $T_J = 100^\circ\text{C}$ | 20 years |

Table 8 • High Temperature Data Retention (HTR) Lifetime

| T_J (C) | HTR Lifetime ¹ (yrs) |
|-----------|---------------------------------|
| 90 | 20.5 |
| 95 | 20.5 |
| 100 | 20.5 |
| 105 | 17.0 |
| 110 | 15.0 |
| 115 | 13.0 |
| 120 | 11.5 |
| 125 | 10.0 |
| 130 | 8.0 |
| 135 | 6.0 |
| 140 | 4.5 |
| 145 | 3.0 |
| 150 | 1.5 |

1. HTR Lifetime is the period during which a verify failure is not expected due to flash leakage.

2.3.2 Power Consumption

The following sections describe the power consumptions of the devices.

2.3.2.1 Quiescent Supply Current

Table 10 • Quiescent Supply Current Characteristics

| Power Supplies/Blocks | Modes and Configurations | |
|---------------------------------------------------------------------------------------|--------------------------|--------------|
| | Non-Flash*Freeze | Flash*Freeze |
| FPGA Core | On | Off |
| V _{DD} /SERDES_[01]_VDD ¹ | On | On |
| V _{PP} /V _{PPNVM} | On | On |
| HPMS_MDDR_PLL_VDDA/FDDR_PLL_VDDA/ CCC_XX[01]_PLL_VDDA/PLL0_PLL1_HPMs_MDDR_VDD A | 0 V | 0 V |
| SERDES_[01]_PLL_VDDA ² | 0 V | 0 V |
| SERDES_[01]_L[0123]_VDDAPLL/VDD_2V5 ² | On | On |
| SERDES_[01]_L[0123]_VDDAIIO ² | On | On |
| V _{DDI} ^{3, 4} | On | On |
| V _{REF} x | On | On |
| MSSDDR CLK | 32 kHz | 32 kHz |
| RAM | On | Sleep state |
| System controller | 50 MHz | 50 MHz |
| 50 MHz oscillator (enable/disable) | Enable | Disabled |
| 1 MHz oscillator (enable/disable) | Disabled | Disabled |
| Crystal oscillator (enable/disable) | Disabled | Disabled |

1. SERDES_[01]_VDD Power Supply is shorted to V_{DD}.
2. SerDes and DDR blocks to be unused.
3. V_{DDI} has been set to ON for test conditions as described. Banks on the east side should always be powered with the appropriate V_{DDI} bank supplies. For details on bank power supplies, see “Recommendation for Unused Bank Supplies” table in the AC393: *SmartFusion2 and IGLOO2 Board Design Guidelines Application Note*.
4. No Differential (that is to say, LVDS) I/Os or ODT attributes to be used.


Table 11 • SmartFusion2 and IGLOO2 Quiescent Supply Current (V_{DD} = 1.2 V) – Typical Process

| Symbol | Modes | 005 | 010 | 025 | 050 | 060 | 090 | 150 | Unit | Conditions |
|--------|------------------|------|------|------|-------|-------|-------|-------|------|--------------------------------------|
| IDC1 | Non-Flash*Freeze | 6.2 | 6.9 | 8.9 | 13.1 | 15.3 | 15.4 | 27.5 | mA | Typical (T _J = 25 °C) |
| | | 24.0 | 28.4 | 40.6 | 67.8 | 80.6 | 81.4 | 144.7 | mA | Commercial (T _J = 85 °C) |
| | | 35.2 | 41.9 | 60.5 | 102.1 | 121.4 | 122.6 | 219.1 | mA | Industrial (T _J = 100 °C) |

2.3.5.3 Tristate Buffer and AC Loading

The tristate path for enable path loadings is described in the respective specifications. The following figure shows the methodology of characterization illustrated by the enable path test point.

Figure 5 • Tristate Buffer for Enable Path Test Point



2.3.5.4 I/O Speeds

This section describes the maximum data rate summary of I/O in worst-case industrial conditions. See the individual I/O standards for operating conditions.

Table 18 • Maximum Data Rate Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions

| I/O | MSIO | MSIOD | DDRIO | Unit |
|------------------------|------|-------|-------|------|
| PCI 3.3 V | 630 | | | Mbps |
| LVTTL 3.3 V | 600 | | | Mbps |
| LVCMS 3.3 V | 600 | | | Mbps |
| LVCMS 2.5 V | 410 | 420 | 400 | Mbps |
| LVCMS 1.8 V | 295 | 400 | 400 | Mbps |
| LVCMS 1.5 V | 160 | 220 | 235 | Mbps |
| LVCMS 1.2 V | 120 | 160 | 200 | Mbps |
| LPDDR-LVCMS 1.8 V mode | | | 400 | Mbps |

Table 53 • LVC MOS 1.8 V AC Calibrated Impedance Option

| Parameter | Symbol | Typ | Unit |
|-------------------------------------------------------------------|----------------------|---------------------------|------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | R _{ODT_CAL} | 75, 60, 50, 33, 25, 20 | Ω |

Table 54 • LVC MOS 1.8 V AC Test Parameter Specifications

| Parameter | Symbol | Typ | Unit |
|---------------------------------------------------------------------------------------------------------------------------------|-------------------|-----|------|
| Measuring/trip point for data path | V _{TRIP} | 0.9 | V |
| Resistance for enable path (T _{ZH} , T _{ZL} , T _{HZ} , T _{LZ}) | R _{ENT} | 2k | Ω |
| Capacitive loading for enable path (T _{ZH} , T _{ZL} , T _{HZ} , C _{ENT} T _{LZ}) | | 5 | pF |
| Capacitive loading for data path (T _{DP}) | C _{LOAD} | 5 | pF |

Table 55 • LVC MOS 1.8 V Transmitter Drive Strength Specifications

| Output Drive Selection | | | V _{OH} (V) | V _{OL} (V) | I _{OH} (at V _{OH}) mA | I _{OL} (at V _{OL}) mA |
|------------------------|----------------|--------------------|-------------------------|---------------------|---------------------------------------------|---------------------------------------------|
| MSIO I/O Bank | MSIOD I/O Bank | DDRIO I/O Bank | Min | Max | | |
| 2 mA | 2 mA | 2 mA | V _{DDI} – 0.45 | 0.45 | 2 | 2 |
| 4 mA | 4 mA | 4 mA | V _{DDI} – 0.45 | 0.45 | 4 | 4 |
| 6 mA | 6 mA | 6 mA | V _{DDI} – 0.45 | 0.45 | 6 | 6 |
| 8 mA | 8 mA | 8 mA | V _{DDI} – 0.45 | 0.45 | 8 | 8 |
| 10 mA | 10 mA | 10 mA | V _{DDI} – 0.45 | 0.45 | 10 | 10 |
| 12 mA | | 12 mA | V _{DDI} – 0.45 | 0.45 | 12 | 12 |
| | | 16 mA ¹ | V _{DDI} – 0.45 | 0.45 | 16 | 16 |

1. 16 mA drive strengths, all slews, meets LPDDR JEDEC electrical compliance.

AC Switching Characteristics

Worst commercial-case conditions: T_J = 85 °C, V_{DD} = 1.14 V, V_{DDI} = 1.71 V

Table 56 • LVC MOS 1.8 V Receiver Characteristics (Input Buffers)

| On-Die Termination (ODT) | T _{PY} | | | | T _{PYS} | |
|--------------------------------------------------------------------|-----------------|-------|-------|-------|------------------|----|
| | -1 | -Std | -1 | -Std | Unit | |
| LVC MOS 1.8 V (for DDRIO I/O bank with Fixed Codes) | None | 1.968 | 2.315 | 2.099 | 2.47 | ns |
| | None | 2.898 | 3.411 | 2.883 | 3.393 | ns |
| | 50 | 3.05 | 3.59 | 3.044 | 3.583 | ns |
| LVC MOS 1.8 V (for MSIO I/O bank) | 75 | 2.999 | 3.53 | 2.987 | 3.516 | ns |
| | 150 | 2.947 | 3.469 | 2.933 | 3.452 | ns |
| | None | 2.611 | 3.071 | 2.598 | 3.057 | ns |
| | 50 | 2.775 | 3.264 | 2.775 | 3.265 | ns |
| LVC MOS 1.8 V (for MSIOD I/O bank) | 75 | 2.72 | 3.2 | 2.712 | 3.19 | ns |
| | 150 | 2.666 | 3.137 | 2.655 | 3.123 | ns |

Table 112 • SSTL2 Receiver Characteristics for MSIO I/O Bank (Input Buffers)

| | On-Die Termination (ODT) | T _{PY} | | | Unit |
|---------------------|-----------------------------|-----------------|-------|----|------|
| | | -1 | -Std | | |
| Pseudo differential | None | 2.798 | 3.293 | ns | |
| True differential | None | 2.733 | 3.215 | ns | |

Table 113 • DDR1/SSTL2 Receiver Characteristics for MSIOD I/O Bank (Input Buffers)

| | On-Die Termination (ODT) | T _{PY} | | | Unit |
|---------------------|-----------------------------|-----------------|-------|----|------|
| | | -1 | -Std | | |
| Pseudo differential | None | 2.476 | 2.913 | ns | |
| True differential | None | 2.475 | 2.911 | ns | |

Table 114 • SSTL2 Class I Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)

| | T _{DP} | | T _{ZL} | | T _{ZH} | | T _{HZ} | | T _{LZ} | | Unit |
|--------------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|------|
| | -1 | -Std | |
| Single-ended | 2.26 | 2.66 | 1.99 | 2.341 | 1.985 | 2.335 | 2.135 | 2.512 | 2.13 | 2.505 | ns |
| Differential | 2.26 | 2.658 | 2.202 | 2.591 | 2.201 | 2.589 | 2.393 | 2.815 | 2.392 | 2.814 | ns |

Table 115 • DDR1/SSTL2 Class I Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)

| | T _{DP} | | T _{ZL} | | T _{ZH} | | T _{HZ} | | T _{LZ} | | Unit |
|--------------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|------|
| | -1 | -Std | |
| Single-ended | 2.055 | 2.417 | 2.037 | 2.396 | 2.03 | 2.388 | 2.068 | 2.433 | 2.061 | 2.425 | ns |
| Differential | 2.192 | 2.58 | 2.434 | 2.864 | 2.425 | 2.852 | 2.164 | 2.545 | 2.156 | 2.536 | ns |

Table 116 • DDR1/SSTL2 Class I Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)

| | T _{DP} | | T _{ZL} | | T _{ZH} | | T _{HZ} | | T _{LZ} | | Unit |
|--------------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|------|
| | -1 | -Std | |
| Single-ended | 1.512 | 1.779 | 1.462 | 1.72 | 1.462 | 1.72 | 1.676 | 1.972 | 1.676 | 1.971 | ns |
| Differential | 1.676 | 1.971 | 1.774 | 2.087 | 1.766 | 2.077 | 1.854 | 2.181 | 1.845 | 2.171 | ns |

Table 117 • DDR1/SSTL2 Class II Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)

| | T _{DP} | | T _{ZL} | | T _{ZH} | | T _{HZ} | | T _{LZ} | | Unit |
|--------------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|------|
| | -1 | -Std | |
| Single-ended | 2.122 | 2.497 | 1.906 | 2.243 | 1.902 | 2.237 | 2.061 | 2.424 | 2.056 | 2.418 | ns |
| Differential | 2.127 | 2.501 | 2.042 | 2.402 | 2.043 | 2.403 | 2.363 | 2.78 | 2.365 | 2.781 | ns |

Table 150 • LPDDR Full Drive for DDRIO I/O Bank (Output and Tristate Buffers)

| | T_{DP} | | T_{ENZL} | | T_{ENZH} | | T_{ENHZ} | | T_{ENLZ} | | Unit |
|--------------|----------|-------|------------|-------|------------|-------|------------|-------|------------|-------|------|
| | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | |
| Single-ended | 2.281 | 2.683 | 2.196 | 2.584 | 2.195 | 2.583 | 2.171 | 2.555 | 2.17 | 2.554 | ns |
| Differential | 2.298 | 2.703 | 2.288 | 2.692 | 2.288 | 2.692 | 2.593 | 3.051 | 2.593 | 3.051 | ns |

Minimum and Maximum DC/AC Input and Output Levels Specification using LPDDR-LVCMOS 1.8 V Mode

Table 151 • LPDDR-LVCMOS 1.8 V Mode Recommended DC Operating Conditions

| Parameter | Symbol | Min | Typ | Max | Unit |
|----------------|-----------|-------|-----|------|------|
| Supply voltage | V_{DDI} | 1.710 | 1.8 | 1.89 | V |

Table 152 • LPDDR-LVCMOS 1.8 V Mode DC Input Voltage Specification

| Parameter | Symbol | Min | Max | Unit |
|-----------------------------------------------------|---------------|-----------------------|-----------------------|------|
| DC input logic high (for MSIOD and DDRIO I/O banks) | V_{IH} (DC) | $0.65 \times V_{DDI}$ | 1.89 | V |
| DC input logic high (for MSIO I/O bank) | V_{IH} (DC) | $0.65 \times V_{DDI}$ | 3.45 | V |
| DC input logic low | V_{IL} (DC) | -0.3 | $0.35 \times V_{DDI}$ | V |
| Input current high ¹ | I_{IH} (DC) | | | |
| Input current low ¹ | I_{IL} (DC) | | | |

1. See Table 24, page 22.

Table 153 • LPDDR-LVCMOS 1.8 V Mode DC Output Voltage Specification

| Parameter | Symbol | Min | Max | Unit |
|----------------------|----------|------------------|------|------|
| DC output logic high | V_{OH} | $V_{DDI} - 0.45$ | | V |
| DC output logic low | V_{OL} | | 0.45 | V |

Table 154 • LPDDR-LVCMOS 1.8 V Minimum and Maximum AC Switching Speeds

| Parameter | Symbol | Max | Unit | Conditions |
|----------------------------------------|-----------|-----|------|------------------------------------------------------|
| Maximum data rate (for DDRIO I/O bank) | D_{MAX} | 400 | Mbps | AC loading: 17pf load, 8 ma drive and above/all slew |

Table 155 • LPDDR-LVCMOS 1.8 V Calibrated Impedance Option

| Parameter | Symbol | Typ | Unit |
|-------------------------------------------------------------------|----------|------------------------|----------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | RODT_CAL | 75, 60, 50, 33, 25, 20 | Ω |

Table 191 • M-LVDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers)

| On-Die Termination (ODT) | T _{PY} | | | Unit |
|--------------------------|-----------------|-------|----|------|
| | -1 | -Std | | |
| None | 2.495 | 2.934 | ns | |
| 100 | 2.495 | 2.935 | ns | |

Table 192 • M-LVDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)

| T _{DP} | T _{ZL} | T _{ZH} | T _{HZ} | T _{LZ} | | | | | | |
|-----------------|-----------------|-----------------|-----------------|-----------------|-------|-------|-------|-------|------|------|
| -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | Unit |
| 2.258 | 2.656 | 2.348 | 2.762 | 2.334 | 2.746 | 2.123 | 2.497 | 2.125 | 2.5 | ns |

2.3.7.4 Mini-LVDS

Mini-LVDS is an unidirectional interface from the timing controller to the column drivers and is designed to the Texas Instruments Standard SLDA007A.

Mini-LVDS Minimum and Maximum Input and Output Levels

Table 193 • Mini-LVDS Recommended DC Operating Conditions

| Parameter | Symbol | Min | Typ | Max | Unit |
|----------------|------------------|-------|-----|-------|------|
| Supply voltage | V _{DDI} | 2.375 | 2.5 | 2.625 | V |

Table 194 • Mini-LVDS DC Input Voltage Specification

| Parameter | Symbol | Min | Max | Unit |
|------------------|----------------|-----|-------|------|
| DC Input voltage | V _I | 0 | 2.925 | V |

Table 195 • Mini-LVDS DC Output Voltage Specification

| Parameter | Symbol | Min | Typ | Max | Unit |
|----------------------|-----------------|------|-------|------|------|
| DC output logic high | V _{OH} | 1.25 | 1.425 | 1.6 | V |
| DC output logic low | V _{OL} | 0.9 | 1.075 | 1.25 | V |

Table 196 • Mini-LVDS DC Differential Voltage Specification

| Parameter | Symbol | Min | Max | Unit |
|-----------------------------------|------------------|-----|-----|------|
| Differential output voltage swing | V _{OD} | 300 | 600 | mV |
| Output common mode voltage | V _{OCM} | 1 | 1.4 | V |
| Input common mode voltage | V _{ICM} | 0.3 | 1.2 | V |
| Input differential voltage | V _{ID} | 100 | 600 | mV |

Table 197 • Mini-LVDS Minimum and Maximum AC Switching Speed

| Parameter | Symbol | Max | Unit | Conditions |
|----------------------------------------|------------------|-----|------|--------------------------------------------|
| Maximum data rate (for MSIO I/O bank) | D _{MAX} | 520 | Mbps | AC loading: 2 pF / 100 Ω differential load |
| Maximum data rate (for MSIOD I/O bank) | D _{MAX} | 700 | Mbps | AC loading: 2 pF / 100 Ω differential load |

AC Switching Characteristics

Worst commercial-case conditions: $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$, $V_{DDI} = 2.375\text{ V}$.

Table 210 • RSDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)

| On-Die Termination (ODT) | T _{PY} | | |
|--------------------------|-----------------|-------|------|
| | -1 | -Std | Unit |
| None | 2.855 | 3.359 | ns |
| 100 | 2.85 | 3.353 | ns |

Table 211 • RSDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers)

| On-Die Termination (ODT) | T _{PY} | | |
|--------------------------|-----------------|-------|------|
| | -1 | -Std | Unit |
| None | 2.602 | 3.061 | ns |
| 100 | 2.597 | 3.055 | ns |

Table 212 • RSDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)

| T _{DP} | T _{ZL} | T _{ZH} | T _{HZ} | T _{LZ} | | | | | | |
|-----------------|-----------------|-----------------|-----------------|-----------------|-------|-------|-------|-------|------|------|
| -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | Unit |
| 2.097 | 2.467 | 2.303 | 2.709 | 2.291 | 2.695 | 1.961 | 2.307 | 1.947 | 2.29 | ns |

Table 213 • RSDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers)

| | T _{DP} | T _{ZL} | T _{ZH} | T _{HZ} | T _{LZ} | | | | | | |
|------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-------|-------|-------|-------|-------|------|
| | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | Unit |
| No pre-emphasis | 1.614 | 1.899 | 1.559 | 1.834 | 1.55 | 1.823 | 1.59 | 1.87 | 1.575 | 1.852 | ns |
| Min pre-emphasis | 1.604 | 1.887 | 1.742 | 2.05 | 1.728 | 2.032 | 1.889 | 2.222 | 1.858 | 2.185 | ns |
| Med pre-emphasis | 1.521 | 1.79 | 1.753 | 2.062 | 1.737 | 2.043 | 1.9 | 2.235 | 1.868 | 2.197 | ns |
| Max pre-emphasis | 1.492 | 1.754 | 1.762 | 2.073 | 1.745 | 2.052 | 1.91 | 2.247 | 1.876 | 2.206 | ns |

2.3.7.6 LVPECL

Low-Voltage Positive Emitter-Coupled Logic (LVPECL) is another differential I/O standard. It requires that one data bit be carried through two signal lines. Similar to LVDS, two pins are needed. It also requires external resistor termination. IGLOO2 and SmartFusion2 SoC FPGAs support only LVPECL receivers and do not support LVPECL transmitters.

Minimum and Maximum Input and Output Levels (Applicable to MSIO I/O Bank Only)

Table 214 • LVPECL Recommended DC Operating Conditions

| Parameter | Symbol | Min | Typ | Max | Unit |
|----------------|-----------|------|-----|------|------|
| Supply voltage | V_{DDI} | 3.15 | 3.3 | 3.45 | V |


Figure 7 • I/O Register Input Timing Diagram

Table 221 • Input DDR Propagation Delays (continued)

| Symbol | Description | Measuring Nodes (from, to) | -1 | -Std | Unit |
|-------------------------|-----------------------------------------------------|---------------------------------------|-----------|-------------|-------------|
| T _{DDRIWAL} | Asynchronous load minimum pulse width for input DDR | F, F | 0.304 | 0.357 | ns |
| T _{DDRICKMPWH} | Clock minimum pulse width high for input DDR | B, B | 0.075 | 0.088 | ns |
| T _{DDRICKMPWL} | Clock minimum pulse width low for input DDR | B, B | 0.159 | 0.187 | ns |

The following table lists the RAM1K18 – dual-port mode for depth × width configuration 8K × 2 in worst commercial-case conditions when $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 234 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 8K × 2

| Parameter | Symbol | -1 | | -Std | |
|------------------------------------------------------------------------|-----------------|------------|------------|-------------|------------|
| | | Min | Max | Min | Max |
| Clock period | T_{CY} | 2.5 | 2.941 | | ns |
| Clock minimum pulse width high | $T_{CLKMPWH}$ | 1.125 | 1.323 | | ns |
| Clock minimum pulse width low | $T_{CLKMPWL}$ | 1.125 | 1.323 | | ns |
| Pipelined clock period | T_{PLCY} | 2.5 | 2.941 | | ns |
| Pipelined clock minimum pulse width high | $T_{PLCLKMPWH}$ | 1.125 | 1.323 | | ns |
| Pipelined clock minimum pulse width low | $T_{PLCLKMPWL}$ | 1.125 | 1.323 | | ns |
| Read access time with pipeline register | | | 0.32 | 0.377 | ns |
| Read access time without pipeline register | T_{CLK2Q} | | 2.272 | 2.673 | ns |
| Access time with feed-through write timing | | | 1.511 | 1.778 | ns |
| Address setup time | T_{ADDRSU} | 0.612 | 0.72 | | ns |
| Address hold time | T_{ADDRHD} | 0.274 | 0.322 | | ns |
| Data setup time | T_{DSU} | 0.33 | 0.388 | | ns |
| Data hold time | T_{DHD} | 0.082 | 0.096 | | ns |
| Block select setup time | T_{BLKSU} | 0.207 | 0.244 | | ns |
| Block select hold time | T_{BLKHD} | 0.216 | 0.254 | | ns |
| Block select to out disable time (when pipelined register is disabled) | T_{BLK2Q} | | 1.511 | 1.778 | ns |
| Block select minimum pulse width | T_{BLKMPW} | 0.186 | 0.219 | | ns |
| Read enable setup time | T_{RDESU} | 0.529 | 0.622 | | ns |
| Read enable hold time | T_{RDEHD} | 0.071 | 0.083 | | ns |
| Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN) | $T_{RDPLESU}$ | 0.248 | 0.291 | | ns |
| Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN) | $T_{RDPLEHD}$ | 0.102 | 0.12 | | ns |
| Asynchronous reset to output propagation delay | T_{R2Q} | | 1.528 | 1.797 | ns |
| Asynchronous reset removal time | T_{RSTREM} | 0.506 | 0.595 | | ns |
| Asynchronous reset recovery time | T_{RSTREC} | 0.004 | 0.005 | | ns |
| Asynchronous reset minimum pulse width | T_{RSTMPW} | 0.301 | 0.354 | | ns |
| Pipelined register asynchronous reset removal time | $T_{PLRSTREM}$ | -0.279 | -0.328 | | ns |
| Pipelined register asynchronous reset recovery time | $T_{PLRSTREC}$ | 0.327 | 0.385 | | ns |
| Pipelined register asynchronous reset minimum pulse width | $T_{PLRSTMPW}$ | 0.282 | 0.332 | | ns |
| Synchronous reset setup time | T_{SRSTSU} | 0.226 | 0.265 | | ns |
| Synchronous reset hold time | T_{SRSTHD} | 0.036 | 0.043 | | ns |
| Write enable setup time | T_{WESU} | 0.488 | 0.574 | | ns |
| Write enable hold time | T_{WEHD} | 0.048 | 0.057 | | ns |
| Maximum frequency | F_{MAX} | | 400 | 340 | MHz |

The following table lists the RAM1K18 – dual-port mode for depth × width configuration 16K × 1 in worst commercial-case conditions when $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 235 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 16K × 1

| Parameter | Symbol | -1 | | -Std | |
|------------------------------------------------------------------------|-----------------|------------|------------|-------------|------------|
| | | Min | Max | Min | Max |
| Clock period | T_{CY} | 2.5 | | 2.941 | ns |
| Clock minimum pulse width high | $T_{CLKMPWH}$ | 1.125 | | 1.323 | ns |
| Clock minimum pulse width low | $T_{CLKMPWL}$ | 1.125 | | 1.323 | ns |
| Pipelined clock period | T_{PLCY} | 2.5 | | 2.941 | ns |
| Pipelined clock minimum pulse width high | $T_{PLCLKMPWH}$ | 1.125 | | 1.323 | ns |
| Pipelined clock minimum pulse width low | $T_{PLCLKMPWL}$ | 1.125 | | 1.323 | ns |
| Read access time with pipeline register | | | 0.32 | 0.377 | ns |
| Read access time without pipeline register | T_{CLK2Q} | | 2.269 | 2.669 | ns |
| Access time with feed-through write timing | | | 1.51 | 1.777 | ns |
| Address setup time | T_{ADDRSU} | 0.626 | | 0.737 | ns |
| Address hold time | T_{ADDRHD} | 0.274 | | 0.322 | ns |
| Data setup time | T_{DSU} | 0.322 | | 0.378 | ns |
| Data hold time | T_{DHD} | 0.082 | | 0.096 | ns |
| Block select setup time | T_{BLKSU} | 0.207 | | 0.244 | ns |
| Block select hold time | T_{BLKHD} | 0.216 | | 0.254 | ns |
| Block select to out disable time (when pipelined register is disabled) | T_{BLK2Q} | | 1.51 | 1.777 | ns |
| Block select minimum pulse width | T_{BLKMPW} | 0.186 | | 0.219 | ns |
| Read enable setup time | T_{RDESU} | 0.53 | | 0.624 | ns |
| Read enable hold time | T_{RDEHD} | 0.071 | | 0.083 | ns |
| Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN) | $T_{RDPLESU}$ | 0.248 | | 0.291 | ns |
| Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN) | $T_{RDPLEHD}$ | 0.102 | | 0.12 | ns |
| Asynchronous reset to output propagation delay | T_{R2Q} | | 1.547 | 1.82 | ns |
| Asynchronous reset removal time | T_{RSTREM} | 0.506 | | 0.595 | ns |
| Asynchronous reset recovery time | T_{RSTREC} | 0.004 | | 0.005 | ns |
| Asynchronous reset minimum pulse width | T_{RSTMPW} | 0.301 | | 0.354 | ns |
| Pipelined register asynchronous reset removal time | $T_{PLRSTREM}$ | -0.279 | | -0.328 | ns |
| Pipelined register asynchronous reset recovery time | $T_{PLRSTREC}$ | 0.327 | | 0.385 | ns |
| Pipelined register asynchronous reset minimum pulse width | $T_{PLRSTMPW}$ | 0.282 | | 0.332 | ns |
| Synchronous reset setup time | T_{SRSTSU} | 0.226 | | 0.265 | ns |
| Synchronous reset hold time | T_{SRSTHD} | 0.036 | | 0.043 | ns |
| Write enable setup time | T_{WESU} | 0.454 | | 0.534 | ns |
| Write enable hold time | T_{WEHD} | 0.048 | | 0.057 | ns |
| Maximum frequency | F_{MAX} | | 400 | 340 | MHz |

Table 237 • μSRAM (RAM64x18) in 64 × 18 Mode (continued)

| Parameter | Symbol | -1 | | -Std | | Unit |
|--------------------------|----------------------|--------|-----|-------|-----|------|
| | | Min | Max | Min | Max | |
| Write address setup time | T _{ADDRCSU} | 0.088 | | 0.104 | | ns |
| Write address hold time | T _{ADDRCHD} | 0.128 | | 0.15 | | ns |
| Write enable setup time | T _{WECSU} | 0.397 | | 0.467 | | ns |
| Write enable hold time | T _{WECHD} | -0.026 | | -0.03 | | ns |
| Maximum frequency | F _{MAX} | | 250 | | 250 | MHz |

The following table lists the μSRAM in 64 × 16 mode in worst commercial-case conditions when T_J = 85 °C, V_{DD} = 1.14 V.

Table 238 • μSRAM (RAM64x16) in 64 × 16 Mode

| Parameter | Symbol | -1 | | -Std | | Unit |
|---------------------------------------------------------------------------------------|------------------------|--------|-------|--------|-------|------|
| | | Min | Max | Min | Max | |
| Read clock period | T _{CY} | 4 | | 4 | | ns |
| Read clock minimum pulse width high | T _{CLKMPWH} | 1.8 | | 1.8 | | ns |
| Read clock minimum pulse width low | T _{CLKMPWL} | 1.8 | | 1.8 | | ns |
| Read pipeline clock period | T _{PLCY} | 4 | | 4 | | ns |
| Read pipeline clock minimum pulse width high | T _{PLCLKMPWH} | 1.8 | | 1.8 | | ns |
| Read pipeline clock minimum pulse width low | T _{PLCLKMPWL} | 1.8 | | 1.8 | | ns |
| Read access time with pipeline register | T _{CLK2Q} | | 0.266 | | 0.313 | ns |
| Read access time without pipeline register | | | 1.677 | | 1.973 | ns |
| Read address setup time in synchronous mode | T _{ADDRSU} | 0.301 | | 0.354 | | ns |
| Read address setup time in asynchronous mode | | 1.856 | | 2.184 | | ns |
| Read address hold time in synchronous mode | T _{ADDRHD} | 0.091 | | 0.107 | | ns |
| Read address hold time in asynchronous mode | | -0.778 | | -0.915 | | ns |
| Read enable setup time | T _{RDENSU} | 0.278 | | 0.327 | | ns |
| Read enable hold time | T _{RDENHD} | 0.057 | | 0.067 | | ns |
| Read block select setup time | T _{BLKSU} | 1.839 | | 2.163 | | ns |
| Read block select hold time | T _{BLKHD} | -0.65 | | -0.765 | | ns |
| Read block select to out disable time (when pipelined register is disabled) | T _{BLK2Q} | | 2.036 | | 2.396 | ns |
| Read asynchronous reset removal time (pipelined clock) | | -0.023 | | -0.027 | | ns |
| Read asynchronous reset removal time (non-pipelined clock) | T _{RSTREM} | 0.046 | | 0.054 | | ns |
| Read asynchronous reset recovery time (pipelined clock) | | 0.507 | | 0.597 | | ns |
| Read asynchronous reset recovery time (non-pipelined clock) | T _{RSTREC} | 0.236 | | 0.278 | | ns |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | T _{R2Q} | | 0.835 | | 0.983 | ns |
| Read synchronous reset setup time | T _{SRSTSU} | 0.271 | | 0.319 | | ns |

Table 238 • μSRAM (RAM64x16) in 64 × 16 Mode (continued)

| Parameter | Symbol | -1 | | -Std | | Unit |
|--------------------------------------|-----------------------|--------|-----|-------|-----|------|
| | | Min | Max | Min | Max | |
| Read synchronous reset hold time | T _{SRSTHD} | 0.061 | | 0.071 | | ns |
| Write clock period | T _{CCY} | 4 | | 4 | | ns |
| Write clock minimum pulse width high | T _{CCLKMPWH} | 1.8 | | 1.8 | | ns |
| Write clock minimum pulse width low | T _{CCLKMPWL} | 1.8 | | 1.8 | | ns |
| Write block setup time | T _{BLKCSU} | 0.404 | | 0.476 | | ns |
| Write block hold time | T _{BLKCHD} | 0.007 | | 0.008 | | ns |
| Write input data setup time | T _{DINCSU} | 0.115 | | 0.135 | | ns |
| Write input data hold time | T _{DINCHD} | 0.15 | | 0.177 | | ns |
| Write address setup time | T _{ADDRCSU} | 0.088 | | 0.104 | | ns |
| Write address hold time | T _{ADDRCHD} | 0.128 | | 0.15 | | ns |
| Write enable setup time | T _{WECSU} | 0.397 | | 0.467 | | ns |
| Write enable hold time | T _{WECHD} | -0.026 | | -0.03 | | ns |
| Maximum frequency | F _{MAX} | | 250 | | 250 | MHz |

The following table lists the μSRAM in 128 × 9 mode in worst commercial-case conditions when T_J = 85 °C, V_{DD} = 1.14 V.

Table 239 • μSRAM (RAM128x9) in 128 × 9 Mode

| Parameter | Symbol | -1 | | -Std | | Unit |
|-----------------------------------------------------------------------------|------------------------|--------|-------|--------|-------|------|
| | | Min | Max | Min | Max | |
| Read clock period | T _{CY} | 4 | | 4 | | ns |
| Read clock minimum pulse width high | T _{CLKMPWH} | 1.8 | | 1.8 | | ns |
| Read clock minimum pulse width low | T _{CLKMPWL} | 1.8 | | 1.8 | | ns |
| Read pipeline clock period | T _{PLCY} | 4 | | 4 | | ns |
| Read pipeline clock minimum pulse width high | T _{PLCLKMPWH} | 1.8 | | 1.8 | | ns |
| Read pipeline clock minimum pulse width low | T _{PLCLKMPWL} | 1.8 | | 1.8 | | ns |
| Read access time with pipeline register | T _{CLK2Q} | | 0.266 | | 0.313 | ns |
| Read access time without pipeline register | | | 1.677 | | 1.973 | ns |
| Read address setup time in synchronous mode | T _{ADDRSU} | 0.301 | | 0.354 | | ns |
| Read address setup time in asynchronous mode | | 1.856 | | 2.184 | | ns |
| Read address hold time in synchronous mode | T _{ADDRHD} | 0.091 | | 0.107 | | ns |
| Read address hold time in asynchronous mode | | -0.778 | | -0.915 | | ns |
| Read enable setup time | T _{RDENSU} | 0.278 | | 0.327 | | ns |
| Read enable hold time | T _{RDENHD} | 0.057 | | 0.067 | | ns |
| Read block select setup time | T _{BLKSU} | 1.839 | | 2.163 | | ns |
| Read block select hold time | T _{BLKHD} | -0.65 | | -0.765 | | ns |
| Read block select to out disable time (when pipelined register is disabled) | T _{BLK2Q} | | 2.036 | | 2.396 | ns |

Table 248 • 2 Step IAP Programming (eNVM Only)

| M2S/M2GL | Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|-----------------|---------------|-------------------------|---------------------|----------------|---------------|-------------|
| 005 | 137536 | 2 | 37 | 5 | Sec | |
| 010 | 274816 | 4 | 76 | 11 | Sec | |
| 025 | 274816 | 4 | 78 | 10 | Sec | |
| 050 | 278528 | 3 | 85 | 9 | Sec | |
| 060 | 268480 | 5 | 76 | 22 | Sec | |
| 090 | 544496 | 10 | 152 | 43 | Sec | |
| 150 | 544496 | 10 | 153 | 44 | Sec | |

Table 249 • 2 Step IAP Programming (Fabric and eNVM)

| M2S/M2GL | Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|-----------------|---------------|-------------------------|---------------------|----------------|---------------|-------------|
| 005 | 439296 | 6 | 56 | 11 | Sec | |
| 010 | 842688 | 11 | 100 | 21 | Sec | |
| 025 | 1497408 | 19 | 113 | 32 | Sec | |
| 050 | 2695168 | 32 | 136 | 48 | Sec | |
| 060 | 2686464 | 43 | 137 | 70 | Sec | |
| 090 | 4190208 | 68 | 236 | 115 | Sec | |
| 150 | 6682768 | 109 | 286 | 162 | Sec | |

Table 250 • SmartFusion2 Cortex-M3 ISP Programming (Fabric Only)

| M2S/M2GL | Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|-----------------|---------------|-------------------------|---------------------|----------------|---------------|-------------|
| 005 | 302672 | 6 | 19 | 8 | Sec | |
| 010 | 568784 | 10 | 26 | 14 | Sec | |
| 025 | 1223504 | 21 | 39 | 29 | Sec | |
| 050 | 2424832 | 39 | 60 | 50 | Sec | |
| 060 | 2418896 | 44 | 65 | 54 | Sec | |
| 090 | 3645968 | 66 | 90 | 79 | Sec | |
| 150 | 6139184 | 108 | 140 | 128 | Sec | |

Table 251 • SmartFusion2 Cortex-M3 ISP Programming (eNVM Only)

| M2S/M2GL | Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|-----------------|---------------|-------------------------|---------------------|----------------|---------------|-------------|
| 005 | 137536 | 3 | 42 | 4 | Sec | |
| 010 | 274816 | 4 | 82 | 7 | Sec | |
| 025 | 274816 | 4 | 82 | 8 | Sec | |
| 050 | 278528 | 4 | 80 | 8 | Sec | |
| 060 | 268480 | 6 | 80 | 8 | Sec | |
| 090 | 544496 | 10 | 157 | 15 | Sec | |

Table 265 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric Only)

| M2S/M2GL Device | Auto Programming 100 kHz | Auto Update 25 MHz | Programming Recovery 12.5 MHz | Unit |
|-----------------|-----------------------------|-----------------------|----------------------------------|------|
| 005 | 69 | 49 | 50 | Sec |
| 010 | 99 | 57 | 57 | Sec |
| 025 | 150 | 64 | 63 | Sec |
| 050 | 55 ¹ | Not Supported | Not Supported | Sec |
| 060 | 313 | 105 | 104 | Sec |
| 090 | 449 | 131 | 130 | Sec |
| 150 | 730 | 179 | 183 | Sec |

1. Auto programming in 050 device is done through SC_SPI, and SPI CLK is set to 6.25 MHz.

Table 266 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only)

| M2S/M2GL Device | Auto Programming 100 kHz | Auto Update 25 MHz | Programming Recovery 12.5 MHz | Unit |
|-----------------|-----------------------------|-----------------------|----------------------------------|------|
| 005 | 63 | 70 | 71 | Sec |
| 010 | 108 | 109 | 109 | Sec |
| 025 | 109 | 107 | 108 | Sec |
| 050 | 107 | Not Supported | Not Supported | Sec |
| 060 | 100 | 108 | 108 | Sec |
| 090 | 176 | 184 | 184 | Sec |
| 150 | 183 | 183 | 183 | Sec |

Table 267 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric and eNVM)

| M2S/M2GL Device | Auto Programming 100 kHz | Auto Update 25 MHz | Programming Recovery 12.5 MHz | Unit |
|-----------------|-----------------------------|-----------------------|----------------------------------|------|
| 005 | 109 | 89 | 88 | Sec |
| 010 | 183 | 135 | 135 | Sec |
| 025 | 251 | 142 | 143 | Sec |
| 050 | 134 | Not Supported | Not Supported | Sec |
| 060 | 390 | 183 | 180 | Sec |
| 090 | 604 | 283 | 282 | Sec |
| 150 | 889 | 331 | 332 | Sec |

2.3.24 Power-up to Functional Times

The following table lists the SmartFusion2 power-up to functional times in worst-case industrial conditions when $T_J = 100^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 288 • Power-up to Functional Times for SmartFusion2

| Symbol | From | To | Description | Maximum Power-up to Functional Time for SmartFusion2 (uS) | | | | | | |
|------------------|----------------------|-------------------------|---------------------------------------------------|------------------------------------------------------------------|------------|------------|------------|------------|------------|------------|
| | | | | 005 | 010 | 025 | 050 | 060 | 090 | 150 |
| $T_{POR2OUT}$ | POWER_ON _RESET_N | Output available at I/O | Fabric to output | 647 | 500 | 531 | 483 | 474 | 524 | 647 |
| $T_{POR2MSSRST}$ | POWER_ON _RESET_N | MSS_RESET_T_N_M2F | Fabric to MSS | 644 | 497 | 528 | 480 | 468 | 518 | 641 |
| $T_{MSSRST2OUT}$ | MSS_RESET_N_M2F | Output available at I/O | MSS to output | 3.6 | 3.6 | 3.6 | 3.4 | 4.9 | 4.8 | 4.8 |
| $T_{VDD2OUT}$ | V_{DD} | Output available at I/O | V_{DD} at its minimum threshold level to output | 3096 | 2975 | 3012 | 2959 | 2869 | 2992 | 3225 |
| $T_{VDD2POR}$ | V_{DD} | POWER_ON_RESET_N | V_{DD} at its minimum threshold level to fabric | 2476 | 2487 | 2496 | 2486 | 2406 | 2563 | 2602 |
| $T_{VDD2MSSRST}$ | V_{DD} | MSS_RESET_T_N_M2F | V_{DD} at its minimum threshold level to MSS | 3093 | 2972 | 3008 | 2956 | 2864 | 2987 | 3220 |
| $T_{VDD2WPU}$ | DEVRST_N | DDRIO Inbuf weak pull | DEVRST_N to Inbuf weak pull | 2500 | 2487 | 2509 | 2475 | 2507 | 2519 | 2617 |
| | DEVRST_N | MSIOT Inbuf weak pull | DEVRST_N to Inbuf weak pull | 2504 | 2491 | 2510 | 2478 | 2517 | 2525 | 2620 |
| | DEVRST_N | MSIOD Inbuf weak pull | DEVRST_N to Inbuf weak pull | 2479 | 2468 | 2493 | 2458 | 2486 | 2499 | 2595 |

Note: For more information about power-up times, see *UG0331: SmartFusion2 Microcontroller Subsystem User Guide*.

Table 303 • I²C Characteristics (continued)


| Parameter | Symbol | Min | Typ | Max | Unit | Conditions |
|--------------------------------------------------------------------|-------------------|-----|-----|-----|------|---------------|
| Maximum data rate | D _{MAX} | | | 400 | Kbps | Fast mode |
| | | | | 100 | Kbps | Standard mode |
| Pulse width of spikes which must be suppressed by the input filter | T _{FILT} | 50 | | ns | | Fast mode |

1. These values are provided for MSIO Bank–LVTTL 8 mA Low Drive at 25 °C, typical conditions. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the SoC Products Group website: <http://www.microsemi.com/soc/download/ibis/default.aspx>.
2. These maximum values are provided for information only. Minimum output buffer resistance values depend on V_{DDIx}, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the SoC Products Group website: <http://www.microsemi.com/soc/download/ibis/default.aspx>.
3. R(PULL-DOWN-MAX) = (VOLspec)/IOLspec.
4. R(PULL-UP-MAX) = (VDDImax–VOHspec)/IOHspec.

The following table lists the I²C switching characteristics in worst-case industrial conditions when T_J = 100 °C, V_{DD} = 1.14 V

Table 304 • I²C Switching Characteristics

| Parameter | Symbol | -1 | | Std |
|---------------------------------------|---------------------|-----|-----|-------------|
| | | Min | Min | Unit |
| Low period of I ² C_x_SCL | T _{LOW} | 1 | 1 | PCLK cycles |
| High period of I ² C_x_SCL | T _{HIGH} | 1 | 1 | PCLK cycles |
| START hold time | T _{HD;STA} | 1 | 1 | PCLK cycles |
| START setup time | T _{SU;STA} | 1 | 1 | PCLK cycles |
| DATA hold time | T _{HD;DAT} | 1 | 1 | PCLK cycles |
| DATA setup time | T _{SU;DAT} | 1 | 1 | PCLK cycles |
| STOP setup time | T _{SU;STO} | 1 | 1 | PCLK cycles |

Figure 21 • I²C Timing Parameter Definition

2.3.34 MMUART Characteristics

The following table lists the MMUART characteristics in worst-case industrial conditions when $T_J = 100^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 308 • MMUART Characteristics

| Parameter | Description | -1 | -Std | Unit |
|-----------------|------------------------------------------------------|--------|-------|------|
| FMMUART_REF_CLK | Internally sourced MMUART reference clock frequency. | 166 | 142 | MHz |
| BAUDMMUARTTx | Maximum transmit baud rate | 10.375 | 8.875 | Mbps |
| BAUDMMUARTRx | Maximum receive baud rate | 10.375 | 8.875 | Mbps |

2.3.35 IGLOO2 Specifications

2.3.35.1 HPMS Clock Frequency

The following table lists the maximum frequency for HPMS main clock in worst-case industrial conditions when $T_J = 100^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 309 • Maximum Frequency for HPMS Main Clock

| Symbol | Description | -1 | -Std | Unit |
|----------|-------------------------------------------|-----|------|------|
| HPMS_CLK | Maximum frequency for the HPMS main clock | 166 | 142 | MHz |

2.3.35.2 IGLOO2 Serial Peripheral Interface (SPI) Characteristics

This section describes the DC and switching of the SPI interface. Unless otherwise noted, all output characteristics given are for a 35 pF load on the pins and all sequential timing characteristics are related to SPI_0_CLK. For timing parameter definitions, see Figure 23, page 131.

The following table lists the SPI characteristics in worst-case industrial conditions when $T_J = 100^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 310 • SPI Characteristics for All Devices

| Symbol | Description | Min | Typ | Max | Unit | Conditions |
|---------|----------------------------------------------|------|-----|-----|------|------------|
| SPIFMAX | Maximum operating frequency of SPI interface | | | 20 | MHz | |
| sp1 | SPI_[0 1]_CLK minimum period | | | | | |
| | SPI_[0 1]_CLK = PCLK/2 | 12 | | | ns | |
| | SPI_[0 1]_CLK = PCLK/4 | 24.1 | | | ns | |
| | SPI_[0 1]_CLK = PCLK/8 | 48.2 | | | ns | |
| | SPI_[0 1]_CLK = PCLK/16 | 0.1 | | | μs | |
| | SPI_[0 1]_CLK = PCLK/32 | 0.19 | | | μs | |
| | SPI_[0 1]_CLK = PCLK/64 | 0.39 | | | μs | |
| | SPI_[0 1]_CLK = PCLK/128 | 0.77 | | | μs | |