

Welcome to [E-XFL.COM](#)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	56340
Total RAM Bits	1869824
Number of I/O	377
Number of Gates	-
Voltage - Supply	1.14V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	896-BGA
Supplier Device Package	896-FBGA (31x31)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/m2gl050ts-fg896">https://www.e-xfl.com/product-detail/microchip-technology/m2gl050ts-fg896</a>

# Figures

---

Figure 1	High Temperature Data Retention (HTR) .....	9
Figure 2	Timing Model .....	15
Figure 3	Input Buffer AC Loading .....	17
Figure 4	Output Buffer AC Loading .....	18
Figure 5	Tristate Buffer for Enable Path Test Point .....	19
Figure 6	Timing Model for Input Register .....	65
Figure 7	I/O Register Input Timing Diagram .....	66
Figure 8	Timing Model for Output/Enable Register .....	68
Figure 9	I/O Register Output Timing Diagram .....	69
Figure 10	Input DDR Module .....	70
Figure 11	Input DDR Timing Diagram .....	71
Figure 12	Output DDR Module .....	73
Figure 13	Output DDR Timing Diagram .....	74
Figure 14	LUT-4 .....	75
Figure 15	Sequential Module .....	76
Figure 16	Sequential Module Timing Diagram .....	77
Figure 17	Power-up to Functional Timing Diagram for SmartFusion2 .....	115
Figure 18	Power-up to Functional Timing Diagram for IGLOO2 .....	116
Figure 19	DEVRST_N to Functional Timing Diagram for SmartFusion2 .....	117
Figure 20	DEVRST_N to Functional Timing Diagram for IGLOO2 .....	119
Figure 21	I2C Timing Parameter Definition .....	125
Figure 22	SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1) .....	128
Figure 23	SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1) .....	131

Table 108	SSTL2 AC Differential Voltage Specifications .....	44
Table 109	SSTL2 Minimum and Maximum AC Switching Speeds .....	44
Table 110	SSTL2 AC Impedance Specifications .....	44
Table 111	DDR1/SSTL2 AC Test Parameter Specifications .....	44
Table 112	SSTL2 Receiver Characteristics for MSIO I/O Bank (Input Buffers) .....	45
Table 113	DDR1/SSTL2 Receiver Characteristics for MSIOD I/O Bank (Input Buffers) .....	45
Table 114	SSTL2 Class I Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers) .....	45
Table 115	DDR1/SSTL2 Class I Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) .....	45
Table 116	DDR1/SSTL2 Class I Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers) .....	45
Table 117	DDR1/SSTL2 Class II Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers) .....	45
Table 118	SSTL18 DC Recommended DC Operating Conditions .....	46
Table 119	SSTL18 DC Input Voltage Specification .....	46
Table 120	SSTL18 DC Output Voltage Specification .....	46
Table 121	DDR1/SSTL2 Class II Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) .....	46
Table 122	DDR2/SSTL18 Receiver Characteristics for DDRIO I/O Bank with Fixed Code .....	47
Table 123	SSTL18 DC Differential Voltage Specification .....	47
Table 124	SSTL18 AC Differential Voltage Specifications (Applicable to DDRIO Bank Only) .....	47
Table 125	SSTL18 Minimum and Maximum AC Switching Speed (Applicable to DDRIO Bank Only) .....	47
Table 126	SSTL18 AC Impedance Specifications (Applicable to DDRIO Bank Only) .....	47
Table 127	SSTL18 AC Test Parameter Specifications (Applicable to DDRIO Bank Only) .....	47
Table 128	SSTL15 DC Recommended DC Operating Conditions (for DDRIO I/O Bank Only) .....	48
Table 129	SSTL15 DC Input Voltage Specification (for DDRIO I/O Bank Only) .....	48
Table 130	DDR2/SSTL18 Transmitter Characteristics (Output and Tristate Buffers) .....	48
Table 131	SSTL15 AC SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only) .....	49
Table 132	SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only) .....	49
Table 133	SSTL15 AC Calibrated Impedance Option (for DDRIO I/O Bank Only) .....	49
Table 134	SSTL15 DC Output Voltage Specification (for DDRIO I/O Bank Only) .....	49
Table 135	SSTL15 DC Differential Voltage Specification (for DDRIO I/O Bank Only) .....	49
Table 136	DDR3/SSTL15 Receiver Characteristics for DDRIO I/O Bank – with Calibration Only .....	50
Table 137	DDR3/SSTL15 Transmitter Characteristics (Output and Tristate Buffers) .....	50
Table 138	SSTL15 AC Test Parameter Specifications (for DDRIO I/O Bank Only) .....	50
Table 139	LPDDR DC Recommended DC Operating Conditions .....	51
Table 140	LPDDR DC Input Voltage Specification .....	51
Table 141	LPDDR DC Output Voltage Specification Reduced Drive .....	51
Table 142	LPDDR DC Output Voltage Specification Full Drive .....	51
Table 143	LPDDR DC Differential Voltage Specification .....	51
Table 144	LPDDR Receiver Characteristics for DDRIO I/O Bank with Fixed Codes .....	52
Table 145	LPDDR Reduced Drive for DDRIO I/O Bank (Output and Tristate Buffers) .....	52
Table 146	LPDDR AC Differential Voltage Specifications (for DDRIO I/O Bank Only) .....	52
Table 147	LPDDR AC Specifications (for DDRIO I/O Bank Only) .....	52
Table 148	LPDDR AC Calibrated Impedance Option (for DDRIO I/O Bank Only) .....	52
Table 149	LPDDR AC Test Parameter Specifications (for DDRIO I/O Bank Only) .....	52
Table 150	LPDDR-LVCMOS 1.8 V Mode Recommended DC Operating Conditions .....	53
Table 151	LPDDR-LVCMOS 1.8 V Mode DC Input Voltage Specification .....	53
Table 152	LPDDR-LVCMOS 1.8 V Mode DC Output Voltage Specification .....	53
Table 153	LPDDR-LVCMOS 1.8 V Minimum and Maximum AC Switching Speeds .....	53
Table 154	LPDDR-LVCMOS 1.8 V Calibrated Impedance Option .....	53
Table 155	LPDDR Full Drive for DDRIO I/O Bank (Output and Tristate Buffers) .....	53
Table 156	LPDDR-LVCMOS 1.8 V AC Test Parameter Specifications .....	54
Table 157	LPDDR-LVCMOS 1.8 V Mode Transmitter Drive Strength Specification for DDRIO Bank .....	54
Table 158	LPDDR-LVCMOS 1.8V AC Switching Characteristics for Receiver (for DDRIO I/O Bank with Fixed Code - Input Buffers) .....	54
Table 159	LPDDR-LVCMOS 1.8 V AC Switching Characteristics for Transmitter for DDRIO I/O Bank (Output and Tristate Buffers) .....	54
Table 160	LVDS Recommended DC Operating Conditions .....	55

Table 214	LVPECL Recommended DC Operating Conditions .....	64
Table 215	LVPECL Receiver Characteristics for MSIO I/O Bank .....	65
Table 216	LVPECL DC Input Voltage Specification .....	65
Table 217	LVPECL DC Differential Voltage Specification .....	65
Table 218	LVPECL Minimum and Maximum AC Switching Speeds .....	65
Table 219	Input Data Register Propagation Delays .....	67
Table 220	Output/Enable Data Register Propagation Delays .....	69
Table 221	Input DDR Propagation Delays .....	71
Table 222	Output DDR Propagation Delays .....	74
Table 223	Combinatorial Cell Propagation Delays .....	76
Table 224	Register Delays .....	77
Table 225	150 Device Global Resource .....	78
Table 226	090 Device Global Resource .....	78
Table 227	050 Device Global Resource .....	78
Table 228	025 Device Global Resource .....	78
Table 229	010 Device Global Resource .....	79
Table 230	005 Device Global Resource .....	79
Table 231	RAM1K18 – Dual-Port Mode for Depth × Width Configuration 1K × 18 .....	79
Table 232	RAM1K18 – Dual-Port Mode for Depth × Width Configuration 2K × 9 .....	80
Table 233	RAM1K18 – Dual-Port Mode for Depth × Width Configuration 4K × 4 .....	81
Table 234	RAM1K18 – Dual-Port Mode for Depth × Width Configuration 8K × 2 .....	83
Table 235	RAM1K18 – Dual-Port Mode for Depth × Width Configuration 16K × 1 .....	84
Table 236	RAM1K18 – Two-Port Mode for Depth × Width Configuration 512 × 36 .....	85
Table 237	μSRAM (RAM64x18) in 64 × 18 Mode .....	86
Table 238	μSRAM (RAM64x16) in 64 × 16 Mode .....	87
Table 239	μSRAM (RAM128x9) in 128 × 9 Mode .....	88
Table 240	μSRAM (RAM128x8) in 128 × 8 Mode .....	89
Table 241	μSRAM (RAM256x4) in 256 × 4 Mode .....	91
Table 242	μSRAM (RAM512x2) in 512 × 2 Mode .....	92
Table 243	μSRAM (RAM1024x1) in 1024 × 1 Mode .....	93
Table 244	JTAG Programming (Fabric Only) .....	94
Table 245	JTAG Programming (eNVM Only) .....	95
Table 246	JTAG Programming (Fabric and eNVM) .....	95
Table 247	2 Step IAP Programming (Fabric Only) .....	95
Table 248	2 Step IAP Programming (eNVM Only) .....	96
Table 249	2 Step IAP Programming (Fabric and eNVM) .....	96
Table 250	SmartFusion2 Cortex-M3 ISP Programming (Fabric Only) .....	96
Table 251	SmartFusion2 Cortex-M3 ISP Programming (eNVM Only) .....	96
Table 252	SmartFusion2 Cortex-M3 ISP Programming (Fabric and eNVM) .....	97
Table 253	Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric Only) .....	97
Table 254	Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only) .....	97
Table 255	Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric and eNVM) .....	98
Table 256	JTAG Programming (Fabric Only) .....	99
Table 257	JTAG Programming (eNVM Only) .....	99
Table 258	JTAG Programming (Fabric and eNVM) .....	99
Table 259	2 Step IAP Programming (Fabric Only) .....	100
Table 260	2 Step IAP Programming (eNVM Only) .....	100
Table 261	2 Step IAP Programming (Fabric and eNVM) .....	100
Table 262	SmartFusion2 Cortex-M3 ISP Programming (Fabric Only) .....	101
Table 263	SmartFusion2 Cortex-M3 ISP Programming (eNVM Only) .....	101
Table 264	SmartFusion2 Cortex-M3 ISP Programming (Fabric and eNVM) .....	101
Table 265	Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric Only) .....	102
Table 266	Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only) .....	102
Table 267	Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric and eNVM) .....	102
Table 268	Math Blocks with all Registers Used .....	103
Table 269	Math Block with Input Bypassed and Output Registers Used .....	103
Table 270	Math Block with Input Register Used and Output in Bypass Mode .....	104
Table 271	Math Block with Input and Output in Bypass Mode .....	104
Table 272	eNVM Read Performance .....	104

Table 273	eNVM Page Programming .....	104
Table 274	SRAM PUF .....	105
Table 275	Non-Deterministic Random Bit Generator (NRBG) .....	106
Table 276	Cryptographic Block Characteristics .....	106
Table 277	Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz) .....	107
Table 278	Electrical Characteristics of the Crystal Oscillator – Medium Gain Mode (2 MHz) .....	108
Table 279	Electrical Characteristics of the Crystal Oscillator – Low Gain Mode (32 kHz) .....	108
Table 280	Electrical Characteristics of the 50 MHz RC Oscillator .....	109
Table 281	Electrical Characteristics of the 1 MHz RC Oscillator .....	109
Table 282	IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Specification .....	110
Table 283	IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Jitter Specifications .....	111
Table 284	JTAG 1532 for 005, 010, 025, and 050 Devices .....	112
Table 285	JTAG 1532 for 060, 090, and 150 Devices .....	112
Table 286	System Controller SPI Characteristics for All Devices .....	113
Table 287	Supported I/O Configurations for System Controller SPI (for MSIO Bank Only) .....	113
Table 288	Power-up to Functional Times for SmartFusion2 .....	114
Table 289	Power-up to Functional Times for IGLOO2 .....	115
Table 290	DEVRST_N Characteristics for All Devices .....	116
Table 291	DEVRST_N to Functional Times for SmartFusion2 .....	116
Table 292	DEVRST_N to Functional Times for IGLOO2 .....	118
Table 293	Flash*Freeze Entry and Exit Times .....	119
Table 294	DDR Memory Interface Characteristics .....	120
Table 295	SFP Transceiver Electrical Characteristics .....	120
Table 296	Transmitter Parameters .....	121
Table 297	Receiver Parameters .....	122
Table 298	SerDes Protocol Compliance .....	122
Table 299	SerDes Reference Clock AC Specifications .....	123
Table 300	HCSL Minimum and Maximum DC Input Levels (Applicable to SerDes REFCLK Only) .....	123
Table 301	HCSL Minimum and Maximum AC Switching Speeds (Applicable to SerDes REFCLK Only) .....	123
Table 302	Maximum Frequency for MSS Main Clock .....	123
Table 303	I2C Characteristics .....	124
Table 304	I2C Switching Characteristics .....	125
Table 305	SPI Characteristics for All Devices .....	126
Table 306	CAN Controller Characteristics .....	128
Table 307	USB Characteristics .....	128
Table 308	MMUART Characteristics .....	129
Table 309	Maximum Frequency for HPMS Main Clock .....	129
Table 310	SPI Characteristics for All Devices .....	129

- Added [Table 244](#), page 94 and [Table 256](#), page 99 (SAR 73971).
- Updated the [SerDes Electrical and Timing AC and DC Characteristics](#), page 121 (SAR 71171).
- Added the [DEVRST\\_N Characteristics](#), page 116 (SAR 64100, 72103).
- Added [Table 298](#), page 122 (SAR 71897).
- Updated [Table 25](#), page 22, [Table 26](#), page 23, and [Table 27](#), page 23 (SAR 74570).
- Added 060 devices in [Table 277](#), page 107, [Table 278](#), page 108, and [Table 279](#), page 108 (SAR 57898).
- Updated duty cycle parameter of crystal in [Table 280](#), page 109 and [Table 281](#), page 109 (SAR 57898).
- Added 32 KHz mode PLL acquisition time in [Table 282](#), page 110 (SAR 68281).
- Updated [Table 293](#), page 119 for 060 devices (SAR 57828).
- Updated [Table 297](#), page 122 for CID value (SAR 70878).

## 1.4

### Revision 8.0

The following is a summary of the changes in revision 8.0 of this document.

- Updated [Table 11](#), page 12 (SAR 69218).
- Updated [Table 12](#), page 13 (SAR 69218).
- Updated [Table 283](#), page 111 (SAR 69000).

## 1.5

### Revision 7.0

The following is a summary of the changes in revision 7.0 of this document.

- Updated [Table 1](#), page 4 (SAR 68620).

## 1.6

### Revision 6.0

The following is a summary of the changes in revision 6.0 of this document.

- Updated [Table 5](#), page 7 (SAR 65949).
- Updated [Table 9](#), page 10 (SAR 62995).
- Updated [Table 123](#), page 47 and [Table 133](#), page 49 (SAR 67210).
- Added [Embedded NVM \(eNVM\) Characteristics](#), page 104 (SAR 52509).
- Updated [Table 277](#), page 107 (SAR 64855).
- Updated [Table 282](#), page 110 (SAR 65958 and SAR 56666).
- Added [DDR Memory Interface Characteristics](#), page 120 (SAR 66223).
- Added [SFP Transceiver Characteristics](#), page 120 (SAR 63105).
- Updated [Table 302](#), page 123 and [Table 309](#), page 129 (SAR 66314).

## 1.7

### Revision 5.0

The following is a summary of the changes in revision 5.0 of this document.

- Updated [Table 1](#), page 4.
- Updated [Table 4](#), page 6 for  $T_J$  symbol information.
- Updated [Table 5](#), page 7 (SAR 63109).
- Updated [Table 9](#), page 10.
- Updated [Table 282](#), page 110 (SAR 62012).
- Added [Table 290](#), page 116 (SAR 64100).
- Added [Table 306](#), page 128, [Table 307](#), page 128 (SAR 50424).

## 1.8

### Revision 4.0

The following is a summary of the changes in revision 4.0 of this document.

- Updated [Table 1](#), page 4. Changed the Status of 090 devices to "Production" (SAR 62750).
- Updated [Figure 10](#), page 70. Removed inverter bubble from DDR\_IN latch (SAR 61418).
- Updated [SerDes Electrical and Timing AC and DC Characteristics](#), page 121 (SAR 62836).


## 2.3.5 User I/O Characteristics

There are three types of I/Os supported in the IGLOO2 FPGA and SmartFusion2 SoC FPGA families: MSIO, MSIOD, and DDRIO I/O banks. The I/O standards supported by the different I/O banks is described in the I/Os section of the [UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide](#).

### 2.3.5.1 Input Buffer and AC Loading

The following figure shows the input buffer and AC loading.

**Figure 3 • Input Buffer AC Loading**



**Table 22 • Maximum Frequency Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions**

I/O	MSIO	MSIOD	DDRIO	Unit
LPDDR			200	MHz
HSTL 1.5 V			200	MHz
SSTL 2.5 V	255	350	200	MHz
SSTL 1.8 V			334	MHz
SSTL 1.5 V			334	MHz

**Table 23 • Maximum Frequency Summary Table for Differential I/O in Worst-Case Industrial Conditions**

I/O	MSIO	MSIOD	Unit
LVPECL (input only)	450		MHz
LVDS 3.3 V	267.5		MHz
LVDS 2.5 V	267.5	350	MHz
RSDS	260	350	MHz
BLVDS	250		MHz
MLVDS	250		MHz
Mini-LVDS	260	350	MHz

**Table 85 • LVC MOS 1.2 V Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)**

Output Drive Selection	Slew Control	T <sub>DP</sub>		T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub> <sup>1</sup>		T <sub>LZ</sub> <sup>1</sup>		Unit
		-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	-Std	
2 mA	Slow	3.883	4.568	4.868	5.726	5.329	6.269	7.994	9.404	7.527	8.855	ns
4 mA	Slow	3.774	4.44	4.188	4.926	4.613	5.426	8.972	10.555	8.315	9.782	ns

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

### 2.3.5.11 3.3 V PCI/PCIX

Peripheral Component Interface (PCI) for 3.3 V standards specify support for 33 MHz and 66 MHz PCI bus applications.

#### Minimum and Maximum DC/AC Input and Output Levels Specification (Applicable to MSIO Bank Only)

**Table 86 • PCI/PCI-X DC Recommended Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>DDI</sub>	3.15	3.3	3.45	V

**Table 87 • PCI/PCI-X DC Input Voltage Specification**

Parameter	Symbol	Min	Max	Unit
DC input voltage	V <sub>I</sub>	0	3.45	V
Input current high <sup>1</sup>	I <sub>IH</sub> (DC)			
Input current low <sup>1</sup>	I <sub>IL</sub> (DC)			

1. See Table 24, page 22.

**Table 88 • PCI/PCI-X DC Output Voltage Specification**

Parameter	Symbol	Min	Typ	Max	Unit
DC output logic high	V <sub>OH</sub>		Per PCI specification		V
DC output logic low	V <sub>OL</sub>		Per PCI specification		V

**Table 89 • PCI/PCI-X Minimum and Maximum AC Switching Speed**

Parameter	Symbol	Max	Unit	Conditions
Maximum data rate (MSIO I/O bank)	D <sub>MAX</sub>	630	Mbps	AC Loading: per JEDEC specifications

**Table 90 • PCI/PCI-X AC Test Parameter Specifications**

Parameter	Symbol	Typ	Unit
Measuring/trip point for data path (falling edge)	V <sub>TRIP</sub>	0.615 × V <sub>DDI</sub>	V
Measuring/trip point for data path (rising edge)	V <sub>TRIP</sub>	0.285 × V <sub>DDI</sub>	V
Resistance for data test path	RTT_TEST	25	Ω
Resistance for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )	R <sub>ENT</sub>	2K	Ω
Capacitive loading for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )	C <sub>ENT</sub>	5	pF
Capacitive loading for data path (T <sub>DP</sub> )	C <sub>LOAD</sub>	10	pF

**Table 128 • DDR2/SSTL18 Transmitter Characteristics (Output and Tristate Buffers)**

	T <sub>DP</sub>		T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub>		T <sub>LZ</sub>		Unit
	-1	-Std									
<b>SSTL18 Class I (for DDRIO I/O Bank)</b>											
Single-ended	2.383	2.804	2.23	2.623	2.229	2.622	2.202	2.591	2.201	2.59	ns
Differential	2.413	2.84	2.797	3.29	2.797	3.29	2.282	2.685	2.282	2.685	ns
<b>SSTL18 Class II (for DDRIO I/O Bank)</b>											
Single-ended	2.281	2.683	2.196	2.584	2.195	2.583	2.171	2.555	2.17	2.554	ns
Differential	2.315	2.724	2.698	3.173	2.698	3.173	2.242	2.639	2.242	2.639	ns

**2.3.6.5 Stub-Series Terminated Logic 1.5 V (SSTL15)**

SSTL15 Class I and Class II are supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs, and also comply with the reduced and full drive double data rate (DDR3) standard. IGLOO2 FPGA and SmartFusion2 SoC FPGA I/Os supports both standards for single-ended signaling and differential signaling for SSTL18. This standard requires a differential amplifier input buffer and a push-pull output buffer.

**Minimum and Maximum DC/AC Input and Output Levels Specification**

The following table lists the SSTL15 DC voltage specifications for DDRIO bank.

**Table 129 • SSTL15 DC Recommended DC Operating Conditions (for DDRIO I/O Bank Only)**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>DDI</sub>	1.425	1.5	1.575	V
Termination voltage	V <sub>TT</sub>	0.698	0.750	0.803	V
Input reference voltage	V <sub>REF</sub>	0.698	0.750	0.803	V

**Table 130 • SSTL15 DC Input Voltage Specification (for DDRIO I/O Bank Only)**

Parameter	Symbol	Min	Max	Unit
DC input logic high	V <sub>IH</sub> (DC)	V <sub>REF</sub> + 0.1	1.575	V
DC input logic low	V <sub>IL</sub> (DC)	-0.3	V <sub>REF</sub> - 0.1	V
Input current high <sup>1</sup>	I <sub>IH</sub> (DC)			
Input current low <sup>1</sup>	I <sub>IL</sub> (DC)			

1. See Table 24, page 22.

**Table 131 • SSTL15 DC Output Voltage Specification (for DDRIO I/O Bank Only)**

Parameter	Symbol	Min	Max	Unit
<b>DDR3/SSTL15 Class I (DDR3 Reduced Drive)</b>				
DC output logic high	$V_{OH}$	$0.8 \times V_{DDI}$		V
DC output logic low	$V_{OL}$		$0.2 \times V_{DDI}$	V
Output minimum source DC current	$I_{OH}$ at $V_{OH}$	6.5		mA
Output minimum sink current	$I_{OL}$ at $V_{OL}$	-6.5		mA
<b>DDR3/SSTL15 Class II (DDR3 Full Drive)</b>				
DC output logic high	$V_{OH}$	$0.8 \times V_{DDI}$		V
DC output logic low	$V_{OL}$		$0.2 \times V_{DDI}$	V
Output minimum source DC current	$I_{OH}$ at $V_{OH}$	7.6		mA
Output minimum sink current	$I_{OL}$ at $V_{OL}$	-7.6		mA

**Table 132 • SSTL15 DC Differential Voltage Specification (for DDRIO I/O Bank Only)**

Parameter	Symbol	Min	Unit
DC input differential voltage	$V_{ID}$	0.2	V

**Note:** To meet JEDEC electrical compliance, use DDR3 full drive transmitter.

**Table 133 • SSTL15 AC SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only)**

Parameter	Symbol	Min	Max	Unit
AC input differential voltage	$V_{DIFF}$ (AC)	0.3		V
AC differential cross point voltage	$V_x$ (AC)	$0.5 \times V_{DDI} - 0.150$	$0.5 \times V_{DDI} + 0.150$	V

**Table 134 • SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only)**

Parameter	Symbol	Max	Unit	Conditions
Maximum data rate	$D_{MAX}$	667	Mbps	AC loading: per JEDEC specifications

**Table 135 • SSTL15 AC Calibrated Impedance Option (for DDRIO I/O Bank Only)**

Parameter	Symbol	Typ	Unit	Conditions
Supported output driver calibrated impedance	$R_{REF}$	34, 40	$\Omega$	Reference resistor = 240 $\Omega$
Effective impedance value (ODT)	$R_{TT}$	20, 30, 40, 60, 120	$\Omega$	Reference resistor = 240 $\Omega$

**Table 150 • LPDDR Full Drive for DDRIO I/O Bank (Output and Tristate Buffers)**

	$T_{DP}$		$T_{ENZL}$		$T_{ENZH}$		$T_{ENHZ}$		$T_{ENLZ}$		Unit
	-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	-Std	
Single-ended	2.281	2.683	2.196	2.584	2.195	2.583	2.171	2.555	2.17	2.554	ns
Differential	2.298	2.703	2.288	2.692	2.288	2.692	2.593	3.051	2.593	3.051	ns

**Minimum and Maximum DC/AC Input and Output Levels Specification using LPDDR-LVCMOS 1.8 V Mode**

**Table 151 • LPDDR-LVCMOS 1.8 V Mode Recommended DC Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{DDI}$	1.710	1.8	1.89	V

**Table 152 • LPDDR-LVCMOS 1.8 V Mode DC Input Voltage Specification**

Parameter	Symbol	Min	Max	Unit
DC input logic high (for MSIOD and DDRIO I/O banks)	$V_{IH}$ (DC)	$0.65 \times V_{DDI}$	1.89	V
DC input logic high (for MSIO I/O bank)	$V_{IH}$ (DC)	$0.65 \times V_{DDI}$	3.45	V
DC input logic low	$V_{IL}$ (DC)	-0.3	$0.35 \times V_{DDI}$	V
Input current high <sup>1</sup>	$I_{IH}$ (DC)			
Input current low <sup>1</sup>	$I_{IL}$ (DC)			

1. See [Table 24](#), page 22.

**Table 153 • LPDDR-LVCMOS 1.8 V Mode DC Output Voltage Specification**

Parameter	Symbol	Min	Max	Unit
DC output logic high	$V_{OH}$	$V_{DDI} - 0.45$		V
DC output logic low	$V_{OL}$		0.45	V

**Table 154 • LPDDR-LVCMOS 1.8 V Minimum and Maximum AC Switching Speeds**

Parameter	Symbol	Max	Unit	Conditions
Maximum data rate (for DDRIO I/O bank)	$D_{MAX}$	400	Mbps	AC loading: 17pf load, 8 ma drive and above/all slew

**Table 155 • LPDDR-LVCMOS 1.8 V Calibrated Impedance Option**

Parameter	Symbol	Typ	Unit
Supported output driver calibrated impedance (for DDRIO I/O bank)	$RODT\_CAL$	75, 60, 50, 33, 25, 20	$\Omega$

### 2.3.7.2 B-LVDS

Bus LVDS (B-LVDS) specifications extend the existing LVDS standard to high-performance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers, and transceivers.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 173 • B-LVDS Recommended DC Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{DDI}$	2.375	2.5	2.625	V

**Table 174 • B-LVDS DC Input Voltage Specification**

Parameter	Symbol	Min	Max	Unit
DC input voltage	$V_I$	0	2.925	V
Input current high <sup>1</sup>	$I_{IH}$ (DC)			
Input current low <sup>1</sup>	$I_{IL}$ (DC)			

1. See [Table 24](#), page 22.

**Table 175 • B-LVDS DC Output Voltage Specification (for MSIO I/O Bank Only)**

Parameter	Symbol	Min	Typ	Max	Unit
DC output logic high	$V_{OH}$	1.25	1.425	1.6	V
DC output logic low	$V_{OL}$	0.9	1.075	1.25	V

**Table 176 • B-LVDS DC Differential Voltage Specification**

Parameter	Symbol	Min	Max	Unit
Differential output voltage swing (for MSIO I/O bank only)	$V_{OD}$	65	460	mV
Output common mode voltage (for MSIO I/O bank only)	$V_{OCM}$	1.1	1.5	V
Input common mode voltage	$V_{ICM}$	0.05	2.4	V
Input differential voltage	$V_{ID}$	0.1	$V_{DDI}$	V

**Table 177 • B-LVDS Minimum and Maximum AC Switching Speed**

Parameter	Symbol	Max	Unit	Conditions
Maximum data rate (for MSIO I/O bank)	$D_{MAX}$	500	Mbps	AC loading: 2 pF / 100 Ω differential load

**Table 178 • B-LVDS AC Impedance Specifications**

Parameter	Symbol	Typ	Unit
Termination resistance	$R_T$	27	Ω

**Table 179 • B-LVDS AC Test Parameter Specifications**

Parameter	Symbol	Typ	Unit
Measuring/trip point for data path	$V_{TRIP}$	Cross point	V
Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )	$R_{ENT}$	2K	Ω
Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )	$C_{ENT}$	5	pF

**Table 191 • M-LVDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers)**

On-Die Termination (ODT)	T <sub>PY</sub>			Unit
	-1	-Std		
None	2.495	2.934	ns	
100	2.495	2.935	ns	

**Table 192 • M-LVDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)**

T <sub>DP</sub>	T <sub>ZL</sub>	T <sub>ZH</sub>	T <sub>HZ</sub>	T <sub>LZ</sub>				
-1	-Std	-1	-Std	-1	-Std	-1	-Std	Unit
2.258	2.656	2.348	2.762	2.334	2.746	2.123	2.497	2.125
							2.5	ns

### 2.3.7.4 Mini-LVDS

Mini-LVDS is an unidirectional interface from the timing controller to the column drivers and is designed to the Texas Instruments Standard SLDA007A.

#### Mini-LVDS Minimum and Maximum Input and Output Levels

**Table 193 • Mini-LVDS Recommended DC Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>DDI</sub>	2.375	2.5	2.625	V

**Table 194 • Mini-LVDS DC Input Voltage Specification**

Parameter	Symbol	Min	Max	Unit
DC Input voltage	V <sub>I</sub>	0	2.925	V

**Table 195 • Mini-LVDS DC Output Voltage Specification**


Parameter	Symbol	Min	Typ	Max	Unit
DC output logic high	V <sub>OH</sub>	1.25	1.425	1.6	V
DC output logic low	V <sub>OL</sub>	0.9	1.075	1.25	V

**Table 196 • Mini-LVDS DC Differential Voltage Specification**

Parameter	Symbol	Min	Max	Unit
Differential output voltage swing	V <sub>OD</sub>	300	600	mV
Output common mode voltage	V <sub>OCM</sub>	1	1.4	V
Input common mode voltage	V <sub>ICM</sub>	0.3	1.2	V
Input differential voltage	V <sub>ID</sub>	100	600	mV

**Table 197 • Mini-LVDS Minimum and Maximum AC Switching Speed**

Parameter	Symbol	Max	Unit	Conditions
Maximum data rate (for MSIO I/O bank)	D <sub>MAX</sub>	520	Mbps	AC loading: 2 pF / 100 Ω differential load
Maximum data rate (for MSIOD I/O bank)	D <sub>MAX</sub>	700	Mbps	AC loading: 2 pF / 100 Ω differential load

**Figure 13 • Output DDR Timing Diagram****2.3.9.5 Timing Characteristics**

The following table lists the output DDR propagation delays in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 222 • Output DDR Propagation Delays**

Symbol	Description	Measuring Nodes (from, to)	-1	-Std	Unit
$T_{DDROCLKQ}$	Clock-to-out of DDR for output DDR	E, G	0.263	0.309	ns
$T_{DDROSUDF}$	Data_F data setup for output DDR	F, E	0.143	0.168	ns
$T_{DDROUDR}$	Data_R data setup for output DDR	A, E	0.19	0.223	ns
$T_{DDROHDF}$	Data_F data hold for output DDR	F, E	0	0	ns
$T_{DDROHDR}$	Data_R data hold for output DDR	A, E	0	0	ns
$T_{DDROSUE}$	Enable setup for input DDR	B, E	0.419	0.493	ns
$T_{DDROHE}$	Enable hold for input DDR	B, E	0	0	ns
$T_{DDROSUSLN}$	Synchronous load setup for input DDR	D, E	0.196	0.231	ns
$T_{DDROHSLN}$	Synchronous load hold for input DDR	D, E	0	0	ns
$T_{DDROAL2Q}$	Asynchronous load-to-out for output DDR	C, G	0.528	0.621	ns
$T_{DDROREM}$	Asynchronous load removal time for output DDR	C, E	0	0	ns
$T_{DDRORECAL}$	Asynchronous load recovery time for output DDR	C, E	0.034	0.04	ns

**Table 245 • JTAG Programming (eNVM Only)**

M2S/M2GL Device	Image size Bytes	Program	Verify	Unit
005	137536	39	4	Sec
010	274816	78	9	Sec
025	274816	78	9	Sec
050	278528	84	8	Sec
060	268480	76	8	Sec
090	544496	154	15	Sec
150	544496	155	15	Sec

**Table 246 • JTAG Programming (Fabric and eNVM)**

M2S/M2GL Device	Image size Bytes	Program	Verify	Unit
005	439296	59	11	Sec
010	842688	107	20	Sec
025	1497408	120	35	Sec
050	2695168	162	59	Sec
060	2686464	158	70	Sec
090	4190208	266	147	Sec
150	6682768	316	231	Sec

**Table 247 • 2 Step IAP Programming (Fabric Only)**

M2S/M2GL Device	Image size Bytes	Authenticate	Program	Verify	Unit
005	302672	4	17	6	Sec
010	568784	7	23	12	Sec
025	1223504	14	33	23	Sec
050	2424832	29	52	40	Sec
060	2418896	39	61	50	Sec
090	3645968	60	84	73	Sec
150	6139184	100	132	120	Sec

The following table lists the programming times in worst-case conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ . External SPI flash part# AT25DF641-s3H is used during this measurement.

**Table 256 • JTAG Programming (Fabric Only)**

M2S/M2GL Device	Image size			
	Bytes	Program	Verify	Unit
005	302672	44	10	Sec
010	568784	50	18	Sec
025	1223504	73	26	Sec
050	2424832	88	54	Sec
060	2418896	99	54	Sec
090	3645968	135	126	Sec
150	6139184	177	193	Sec

**Table 257 • JTAG Programming (eNVM Only)**

M2S/M2GL Device	Image size			
	Bytes	Program	Verify	Unit
005	137536	61	4	Sec
010	274816	100	9	Sec
025	274816	100	9	Sec
050	2,78,528	106	8	Sec
060	268480	98	8	Sec
090	544496	176	15	Sec
150	544496	177	15	Sec

**Table 258 • JTAG Programming (Fabric and eNVM)**

M2S/M2GL Device	Image size			
	Bytes	Program	Verify	Unit
005	439296	71	11	Sec
010	842688	129	20	Sec
025	1497408	142	35	Sec
050	2695168	184	59	Sec
060	2686464	180	70	Sec
090	4190208	288	147	Sec
150	6682768	338	231	Sec

### 2.3.16 SRAM PUF

For more details on static random-access memory (SRAM) physical unclonable functions (PUF) services, see [AC434: Using SRAM PUF System Service in SmartFusion2 Application Note](#).

The following table lists the SRAM PUF in worst-case industrial conditions when  $T_J = 100\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 274 • SRAM PUF**

<b>Service</b>	<b>PUF Off</b>		<b>PUF On</b>		<b>Unit</b>
	<b>Typ</b>	<b>Max</b>	<b>Typ</b>	<b>Max</b>	
Create activation code	709.1	746.4	754.4	762.5	ms
Delete activation code	1329.3	1399.3	1414.1	1429.3	ms
Create intrinsic keycode	656.6	691.1	698.5	706.0	ms
Create extrinsic keycode	656.6	691.1	698.5	706.0	ms
Get number of keys	1.3	1.4	1.4	1.4	ms
Export (Kc0, Kc1)	998.0	1050.5	1061.7	1073.1	ms
Export 2 keycodes	2020.2	2126.5	2149.2	2172.3	ms
Export 4 keycodes	3065.7	3227.0	3261.3	3296.4	ms
Export 8 keycodes	5101.0	5369.5	5426.6	5485.0	ms
Export 16 keycodes	9212.1	9697.0	9800.1	9905.5	ms
Import (Kc0, Kc1)	39.7	41.8	42.2	42.7	ms
Import 2 keycodes	50.1	52.7	53.3	53.9	ms
Import 4 keycodes	60.6	63.8	64.5	65.2	ms
Import 8 keycodes	80.9	85.1	86.1	87.0	ms
Import 16 keycodes	123.8	130.4	131.7	133.2	ms
Delete keycode	552.5	581.6	587.8	594.1	ms
Fetch key	31.4	33.0	33.4	33.7	ms
Fetch ecc key	20.0	21.1	21.3	21.5	ms
Get seed	2.0	2.1	2.2	2.2	ms

The following table lists the receiver pa in worst-case industrial conditions when  $T_J = 100 \text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14 \text{ V}$ .

**Table 297 • Receiver Parameters**

Symbol	Description	Min	Typ	Max	Unit
VRX-IN-PP-CC	Differential input peak-to-peak sensitivity (2.5 Gbps)	0.238		1.2	V
	Differential input peak-to-peak sensitivity (2.5 Gbps, de-emphasized)	0.219		1.2	V
	Differential input peak-to-peak sensitivity (5.0 Gbps)	0.300		1.2	V
	Differential input peak-to-peak sensitivity (5.0 Gbps, de-emphasized)	0.300		1.2	V
VRX-CM-AC-P	Input common mode range (AC coupled)			150	mV
ZRX-DIFF-DC	Differential input termination	80	100	120	$\Omega$
REXT	External calibration resistor	1,188	1,200	1,212	$\Omega$
CDR-LOCK-RST	CDR relock time from reset			15	$\mu\text{s}$
RLRX-DIFF	Return loss differential mode (2.5 Gbps)	-10			dB
	Return loss differential mode (5.0 Gbps) 0.05 GHz to 1.25 GHz	-10			dB
	1.25 GHz to 2.5 GHz	-8			dB
RLRX-CM	Return loss common mode (2.5 Gbps, 5.0 Gbps)	-6			dB
RX-CID <sup>1</sup>	CID limit PCIe Gen1/2			200	UI
VRX-IDLE-DET-DIFF-PP	Signal detect limit	65		175	mV

1. AC-coupled, BER =  $e^{-12}$ , using synchronous clock.

**Table 298 • SerDes Protocol Compliance**

Protocol	Maximum Data Rate (Gbps)	-1	-Std
PCIe Gen 1	2.5	Yes	Yes
PCIe Gen 2	5.0	Yes	
XAUI	3.125	Yes	
Generic EPCS	3.2	Yes	
Generic EPCS	2.5	Yes	Yes

The following table lists the SerDes reference clock AC specifications in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 299 • SerDes Reference Clock AC Specifications**

Parameter	Symbol	Min	Max	Unit
Reference clock frequency	$F_{REFCLK}$	100	160	MHz
Reference clock rise time	$T_{RISE}$	0.6	4	V/ns
Reference clock fall time	$T_{FALL}$	0.6	4	V/ns
Reference clock duty cycle	$T_{CYC}$	40	60	%
Reference clock mismatch	$MMREFCLK$	-300	300	ppm
Reference spread spectrum clock	SSCref	0	5000	ppm

**Table 300 • HCSL Minimum and Maximum DC Input Levels (Applicable to SerDes REFCLK Only)**

Parameter	Symbol	Min	Typ	Max	Unit
<b>Recommended DC Operating Conditions</b>					
Supply voltage	$V_{DDI}$	2.375	2.5	2.625	V
<b>HCSL DC Input Voltage Specification</b>					
DC Input voltage	$V_I$	0		2.625	V
<b>HCSL Differential Voltage Specification</b>					
Input common mode voltage	$V_{ICM}$	0.05		2.4	V
Input differential voltage	$V_{IDIFF}$	100		1100	mV

**Table 301 • HCSL Minimum and Maximum AC Switching Speeds (Applicable to SerDes REFCLK Only)**

Parameter	Symbol	Min	Typ	Max	Unit
<b>HCSL AC Specifications</b>					
Maximum data rate (for MSIO I/O bank)	$F_{MAX}$			350	Mbps
<b>HCSL Impedance Specifications</b>					
Termination resistance	$R_t$		100		$\Omega$

## 2.3.31 SmartFusion2 Specifications

### 2.3.31.1 MSS Clock Frequency

The following table lists the maximum frequency for MSS main clock in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 302 • Maximum Frequency for MSS Main Clock**

Symbol	Description	-1	-Std	Unit
M3_CLK	Maximum frequency for the MSS main clock	166	142	MHz

### 2.3.31.3 Serial Peripheral Interface (SPI) Characteristics

This section describes the DC and switching of the SPI interface. Unless otherwise noted, all output characteristics given are for a 35 pF load on the pins and all sequential timing characteristics are related to SPI\_x\_CLK. For timing parameter definitions, see [Figure 22](#), page 128.

The following table lists the SPI characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$

**Table 305 • SPI Characteristics for All Devices**

Symbol	Description	Min	Typ	Max	Unit	Conditions
SPIFMAX	Maximum operating frequency of SPI interface			20	MHz	
sp1	SPI_[0 1]_CLK minimum period					
	SPI_[0 1]_CLK = PCLK/2	12			ns	
	SPI_[0 1]_CLK = PCLK/4	24.1			ns	
	SPI_[0 1]_CLK = PCLK/8	48.2			ns	
	SPI_[0 1]_CLK = PCLK/16	0.1			μs	
	SPI_[0 1]_CLK = PCLK/32	0.19			μs	
	SPI_[0 1]_CLK = PCLK/64	0.39			μs	
	SPI_[0 1]_CLK = PCLK/128	0.77			μs	
sp2	SPI_[0 1]_CLK minimum pulse width high					
	SPI_[0 1]_CLK = PCLK/2	6			ns	
	SPI_[0 1]_CLK = PCLK/4	12.05			ns	
	SPI_[0 1]_CLK = PCLK/8	24.1			ns	
	SPI_[0 1]_CLK = PCLK/16	0.05			μs	
	SPI_[0 1]_CLK = PCLK/32	0.095			μs	
	SPI_[0 1]_CLK = PCLK/64	0.195			μs	
	SPI_[0 1]_CLK = PCLK/128	0.385			μs	
sp3	SPI_[0 1]_CLK minimum pulse width low					
	SPI_[0 1]_CLK = PCLK/2	6			ns	
	SPI_[0 1]_CLK = PCLK/4	12.05			ns	
	SPI_[0 1]_CLK = PCLK/8	24.1			ns	
	SPI_[0 1]_CLK = PCLK/16	0.05			μs	
	SPI_[0 1]_CLK = PCLK/32	0.095			μs	
	SPI_[0 1]_CLK = PCLK/64	0.195			μs	
	SPI_[0 1]_CLK = PCLK/128	0.385			μs	
sp4	SPI_[0 1]_CLK, SPI_[0 1]_DO, SPI_[0 1]_SS rise time (10%– 90%) <sup>1</sup>		2.77	ns	I/O Configuration: LVCMS 2.5 V– 8 mA AC loading: 35 pF Test conditions: Typical voltage, 25 °C	