



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                     |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                              |
| Number of LABs/CLBs            | -                                                                                                                                                                   |
| Number of Logic Elements/Cells | 56520                                                                                                                                                               |
| Total RAM Bits                 | 1869824                                                                                                                                                             |
| Number of I/O                  | 200                                                                                                                                                                 |
| Number of Gates                | -                                                                                                                                                                   |
| Voltage - Supply               | 1.14V ~ 2.625V                                                                                                                                                      |
| Mounting Type                  | Surface Mount                                                                                                                                                       |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                                                  |
| Package / Case                 | 325-TFBGA, FCBGA                                                                                                                                                    |
| Supplier Device Package        | 325-FCBGA (11x11)                                                                                                                                                   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m2gl060-1fcs325i">https://www.e-xfl.com/product-detail/microchip-technology/m2gl060-1fcs325i</a> |

|           |                                                                                                            |    |
|-----------|------------------------------------------------------------------------------------------------------------|----|
| Table 51  | LVC MOS 1.8 V Minimum and Maximum AC Switching Speed                                                       | 29 |
| Table 52  | LVC MOS 2.5 V Transmitter Characteristics for MSIOD Bank (Output and Tristate Buffers)                     | 29 |
| Table 53  | LVC MOS 1.8 V Receiver Characteristics (Input Buffers)                                                     | 30 |
| Table 54  | LVC MOS 1.8 V AC Calibrated Impedance Option                                                               | 30 |
| Table 55  | LVC MOS 1.8 V AC Test Parameter Specifications                                                             | 30 |
| Table 56  | LVC MOS 1.8 V Transmitter Drive Strength Specifications                                                    | 30 |
| Table 57  | LVC MOS 1.8 V Transmitter Characteristics for DDRIO I/O Bank with Fixed Code (Output and Tristate Buffers) | 31 |
| Table 58  | LVC MOS 1.5 V DC Recommended Operating Conditions                                                          | 32 |
| Table 59  | LVC MOS 1.5 V DC Input Voltage Specification                                                               | 32 |
| Table 60  | LVC MOS 1.8 V Transmitter Characteristics for MSIO I/O Bank                                                | 32 |
| Table 61  | LVC MOS 1.8 V Transmitter Characteristics for MSIOD I/O Bank                                               | 32 |
| Table 62  | LVC MOS 1.5 V DC Output Voltage Specification                                                              | 33 |
| Table 63  | LVC MOS 1.5 V AC Minimum and Maximum Switching Speed                                                       | 33 |
| Table 64  | LVC MOS 1.5 V AC Calibrated Impedance Option                                                               | 33 |
| Table 65  | LVC MOS 1.5 V AC Test Parameter Specifications                                                             | 33 |
| Table 66  | LVC MOS 1.5 V Transmitter Drive Strength Specifications                                                    | 33 |
| Table 67  | LVC MOS 1.5 V Receiver Characteristics for DDRIO I/O Bank with Fixed Codes (Input Buffers)                 | 34 |
| Table 68  | LVC MOS 1.5 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)                                   | 34 |
| Table 69  | LVC MOS 1.5 V Receiver Characteristics for MSIOD I/O Bank (Input Buffers)                                  | 34 |
| Table 70  | LVC MOS 1.5 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)                 | 34 |
| Table 71  | LVC MOS 1.5 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)                  | 35 |
| Table 72  | LVC MOS 1.2 V DC Recommended DC Operating Conditions                                                       | 36 |
| Table 73  | LVC MOS 1.2 V DC Input Voltage Specification                                                               | 36 |
| Table 74  | LVC MOS 1.2 V DC Output Voltage Specification                                                              | 36 |
| Table 75  | LVC MOS 1.2 V Minimum and Maximum AC Switching Speed                                                       | 36 |
| Table 76  | LVC MOS 1.5 V Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)                 | 36 |
| Table 77  | LVC MOS 1.2 V Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers)                  | 37 |
| Table 78  | LVC MOS 1.2 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)                                   | 37 |
| Table 79  | LVC MOS 1.2 V AC Calibrated Impedance Option                                                               | 37 |
| Table 80  | LVC MOS 1.2 V AC Test Parameter Specifications                                                             | 37 |
| Table 81  | LVC MOS 1.2 V Transmitter Drive Strength Specifications                                                    | 37 |
| Table 82  | LVC MOS 1.2 V Receiver Characteristics for MSIOD I/O Bank (Input Buffers)                                  | 38 |
| Table 83  | LVC MOS 1.2 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)                 | 38 |
| Table 84  | LVC MOS 1.2 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)                  | 38 |
| Table 85  | PCI/PCI-X DC Recommended Operating Conditions                                                              | 39 |
| Table 86  | PCI/PCI-X DC Input Voltage Specification                                                                   | 39 |
| Table 87  | PCI/PCI-X DC Output Voltage Specification                                                                  | 39 |
| Table 88  | PCI/PCI-X Minimum and Maximum AC Switching Speed                                                           | 39 |
| Table 89  | PCI/PCI-X AC Test Parameter Specifications                                                                 | 39 |
| Table 90  | LVC MOS 1.2 V Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)                 | 39 |
| Table 91  | PCI/PCIX AC Switching Characteristics for Receiver for MSIO I/O Bank (Input Buffers)                       | 40 |
| Table 92  | PCI/PCIX AC Switching Characteristics for Transmitter for MSIO I/O Bank (Output and Tristate Buffers)      | 40 |
| Table 93  | HSTL Recommended DC Operating Conditions                                                                   | 40 |
| Table 94  | HSTL DC Input Voltage Specification                                                                        | 40 |
| Table 95  | HSTL DC Output Voltage Specification Applicable to DDRIO I/O Bank Only                                     | 41 |
| Table 96  | HSTL DC Differential Voltage Specification                                                                 | 41 |
| Table 97  | HSTL AC Differential Voltage Specifications                                                                | 41 |
| Table 98  | HSTL Minimum and Maximum AC Switching Speed                                                                | 41 |
| Table 99  | HSTL Impedance Specification                                                                               | 41 |
| Table 100 | HSTL Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers)                           | 42 |
| Table 101 | HSTL Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)                          | 42 |
| Table 102 | HSTL AC Test Parameter Specification                                                                       | 42 |
| Table 103 | DDR1/SSTL2 DC Recommended Operating Conditions                                                             | 43 |
| Table 104 | DDR1/SSTL2 DC Input Voltage Specification                                                                  | 43 |
| Table 105 | DDR1/SSTL2 DC Output Voltage Specification                                                                 | 43 |
| Table 106 | DDR1/SSTL2 DC Differential Voltage Specification                                                           | 43 |
| Table 107 | SSTL2 Receiver Characteristics for DDRIO I/O Bank (Input Buffers)                                          | 44 |

# 1 Revision History

---

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

## 1.1 Revision 11.0

The following is a summary of the changes in revision 11.0 of this document.

- Updated Table 24, page 22 with minimum and maximum values for input current low and high (SAR 73114 and 80314).
- Added Non-Deterministic Random Bit Generator (NRBG) Characteristics, page 106 (SAR 73114 and 79517).
- Added 060 device in Table 282, page 110 (SAR 79860).
- Added DEVRST\_N to Functional Times, page 116 (SAR 73114).
- Added Cryptographic Block Characteristics, page 106 (SAR 73114 and 79516).
- Update Table 296, page 121 with VTX-AMP details (SAR 81756).
- Update note in Table 297, page 122 (SAR 74570 and 80677).
- Update Table 298, page 122 with generic EPCS details (SAR 75307).
- Added Table 308, page 129 (SAR 50424).

## 1.2 Revision 10.0

The following is a summary of the changes in revision 10.0 of this document.

- The Surge Current on VDD during DEVRST\_B Assertion and Surge Current on VDD during Digest Check using System Services tables were deleted and added reference to *AC393: Board Design Guidelines for SmartFusion2 SoC and IGLOO2 FPGAs Application Note*. (SAR 76865 and 76623).
- Added 060 device in Table 4, page 6 (SAR 76383).
- Updated Table 24, page 22 for ramp time input (SAR 72103).
- Added 060 device details in Table 284, page 112 (SAR 74927).
- Updated Table 290, page 116 for name change (SAR 74925).
- Updated Table 283, page 111 for 060 FG676 Package details (SAR 78849).
- Updated Table 305, page 126 for SmartFusion2 and Table 310, page 129 for IGLOO2 for SPI timing and Fmax (SAR 56645, 75331).
- Updated Table 293, page 119 for Flash\*Freeze entry and exit times (SAR 75329, 75330).
- Updated Table 297, page 122 for RX-CID information (SAR 78271).
- Added Table 8, page 8 and Figure 1, page 9 (SAR 78932).
- Updated Table 223, page 76 for timing characteristics and Table 224, page 77 (SAR 75998).
- Added SRAM PUF, page 105 (SAR 64406).
- Added a footnote on digest cycle in Table 5, page 7 (SAR 79812).

## 1.3 Revision 9.0

The following is a summary of the changes in revision 9.0 of this document.

- Added a note in Table 5, page 7 (SAR 71506).
- Added a note in Table 6, page 8 (SAR 74616).
- Added a note in Figure 3, page 17 (SAR 71506).
- Updated Quiescent Supply Current for 060 in Table 11, page 12 and Table 12, page 13 (SAR 74483).
- Updated programming currents for 060 in Table 13, page 13, Table 14, page 13, and Table 15, page 14.
- Added DEVRST\_B assertion tables (SAR 74708).
- Updated I/O speeds for LVDS 3.3 V in Table 18, page 19 and Table 21, page 20 (SAR 69829).
- Updated Table 24, page 22 (SAR 69418).
- Updated Table 25, page 22, Table 26, page 23, Table 27, page 23 (SAR 74570).
- Updated all AC/DC table to link to the Input Capacitance, Leakage Current, and Ramp Time, page 22 for reference (SAR 69418).

- Added Table 244, page 94 and Table 256, page 99 (SAR 73971).
- Updated the SerDes Electrical and Timing AC and DC Characteristics, page 121 (SAR 71171).
- Added the DEVRST\_N Characteristics, page 116 (SAR 64100, 72103).
- Added Table 298, page 122 (SAR 71897).
- Updated Table 25, page 22, Table 26, page 23, and Table 27, page 23 (SAR 74570).
- Added 060 devices in Table 277, page 107, Table 278, page 108, and Table 279, page 108 (SAR 57898).
- Updated duty cycle parameter of crystal in Table 280, page 109 and Table 281, page 109 (SAR 57898).
- Added 32 KHz mode PLL acquisition time in Table 282, page 110 (SAR 68281).
- Updated Table 293, page 119 for 060 devices (SAR 57828).
- Updated Table 297, page 122 for CID value (SAR 70878).

## 1.4 Revision 8.0

The following is a summary of the changes in revision 8.0 of this document.

- Updated Table 11, page 12 (SAR 69218).
- Updated Table 12, page 13 (SAR 69218).
- Updated Table 283, page 111 (SAR 69000).

## 1.5 Revision 7.0

The following is a summary of the changes in revision 7.0 of this document.

- Updated Table 1, page 4 (SAR 68620).

## 1.6 Revision 6.0

The following is a summary of the changes in revision 6.0 of this document.

- Updated Table 5, page 7 (SAR 65949).
- Updated Table 9, page 10 (SAR 62995).
- Updated Table 123, page 47 and Table 133, page 49 (SAR 67210).
- Added Embedded NVM (eNVM) Characteristics, page 104 (SAR 52509).
- Updated Table 277, page 107 (SAR 64855).
- Updated Table 282, page 110 (SAR 65958 and SAR 56666).
- Added DDR Memory Interface Characteristics, page 120 (SAR 66223).
- Added SFP Transceiver Characteristics, page 120 (SAR 63105).
- Updated Table 302, page 123 and Table 309, page 129 (SAR 66314).

## 1.7 Revision 5.0

The following is a summary of the changes in revision 5.0 of this document.

- Updated Table 1, page 4.
- Updated Table 4, page 6 for  $T_J$  symbol information.
- Updated Table 5, page 7 (SAR 63109).
- Updated Table 9, page 10.
- Updated Table 282, page 110 (SAR 62012).
- Added Table 290, page 116 (SAR 64100).
- Added Table 306, page 128, Table 307, page 128 (SAR 50424).

## 1.8 Revision 4.0

The following is a summary of the changes in revision 4.0 of this document.

- Updated Table 1, page 4. Changed the Status of 090 devices to "Production" (SAR 62750).
- Updated Figure 10, page 70. Removed inverter bubble from DDR\_IN latch (SAR 61418).
- Updated SerDes Electrical and Timing AC and DC Characteristics, page 121 (SAR 62836).

1. For flash programming and retention maximum limits, see Table 5, page 7. For recommended operating conditions, see Table 4, page 6.

**Table 4 • Recommended Operating Conditions**

| Parameter                                                                                                             | Symbol                          | Min   | Typ | Max   | Unit | Conditions  |
|-----------------------------------------------------------------------------------------------------------------------|---------------------------------|-------|-----|-------|------|-------------|
| Operating junction temperature                                                                                        | $T_J$                           | 0     | 25  | 85    | °C   | Commercial  |
|                                                                                                                       |                                 | –40   | 25  | 100   | °C   | Industrial  |
| Programming junction temperatures <sup>1</sup>                                                                        | $T_J$                           | 0     | 25  | 85    | °C   | Commercial  |
|                                                                                                                       |                                 | –40   | 25  | 100   | °C   | Industrial  |
| DC core supply voltage.<br>Must always power this pin.                                                                | $V_{DD}$                        | 1.14  | 1.2 | 1.26  | V    |             |
| Power supply for charge pumps<br>(for normal operation and<br>programming) for the 005, 010,<br>025, 050, 060 devices | $V_{PP}$                        | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|                                                                                                                       |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Power supply for charge pumps (for<br>normal operation and programming)<br>for the 090 and 150 devices                | $V_{PP}$                        | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for MDDR PLL                                                                                         | MSS_MDDR_PLL_VDDA               | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|                                                                                                                       |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for MDDR PLL                                                                                         | HPMS_MDDR_PLL_VDDA              | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|                                                                                                                       |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for FDDR PLL                                                                                         | FDDR_PLL_VDDA                   | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|                                                                                                                       |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for MDDR PLL                                                                                         | PLL0_PLL1_MSS_MDDR_V<br>DDA     | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|                                                                                                                       |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for MDDR PLL                                                                                         | PLL0_PLL1_HPMS_MDDR_<br>VDDA    | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|                                                                                                                       |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for PLL0 to PLL5                                                                                     | CCC_XX[01]_PLL_VDDA             | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|                                                                                                                       |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| High supply voltage for PLL<br>SerDes[01]                                                                             | SERDES_[01]_PLL_VDDA            | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|                                                                                                                       |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power for SerDes[01] PLL<br>Lane 0 to Lane 3. This is a 2.5 V<br>SerDes internal PLL supply.                   | SERDES_[01]_L[0123]_VD<br>DAPLL | 2.375 | 2.5 | 2.625 | V    |             |
| TX/RX analog I/O voltage. Low<br>voltage power for the lanes of<br>SerDesIF0. This is a 1.2 V SerDes<br>PMA supply.   | SERDES_[01]_L[0123]_VD<br>DAIO  | 1.14  | 1.2 | 1.26  | V    |             |
| PCIe/PCS power supply                                                                                                 | SERDES_[01]_VDD                 | 1.14  | 1.2 | 1.26  | V    |             |
| 1.2 V DC supply voltage                                                                                               | $V_{DDIX}$                      | 1.14  | 1.2 | 1.26  | V    |             |
| 1.5 V DC supply voltage                                                                                               | $V_{DDIX}$                      | 1.425 | 1.5 | 1.575 | V    |             |
| 1.8 V DC supply voltage                                                                                               | $V_{DDIX}$                      | 1.71  | 1.8 | 1.89  | V    |             |
| 2.5 V DC supply voltage                                                                                               | $V_{DDIX}$                      | 2.375 | 2.5 | 2.625 | V    |             |

**Table 4 • Recommended Operating Conditions (continued)**

| Parameter                                                                                        | Symbol      | Min                    | Typ                   | Max                    | Unit | Conditions  |
|--------------------------------------------------------------------------------------------------|-------------|------------------------|-----------------------|------------------------|------|-------------|
| 3.3 V DC supply voltage                                                                          | $V_{DDIX}$  | 3.15                   | 3.3                   | 3.45                   | V    |             |
| LVDS differential I/O                                                                            | $V_{DDIX}$  | 2.375                  | 2.5                   | 3.45                   | V    |             |
| B-LVDS, M-LVDS, Mini-LVDS, RSDS differential I/O                                                 | $V_{DDIX}$  | 2.375                  | 2.5                   | 2.625                  | V    |             |
| LVPECL differential I/O                                                                          | $V_{DDIX}$  | 3.15                   | 3.3                   | 3.45                   | V    |             |
| Reference voltage supply for FDDR (Bank0) and MDDR (Bank5)                                       | $V_{REFX}$  | $0.49 \times V_{DDIX}$ | $0.5 \times V_{DDIX}$ | $0.51 \times V_{DDIX}$ | V    |             |
| Analog sense circuit supply of embedded nonvolatile memory (eNVM). Must be shorted to $V_{PP}$ . | $V_{PPNVM}$ | 2.375                  | 2.5                   | 2.625                  | V    | 2.5 V range |
|                                                                                                  |             | 3.15                   | 3.3                   | 3.45                   | V    | 3.3 V range |

1. Programming at Industrial temperature range is available only with  $V_{PP} = 3.3$  V.

**Note:** Power supply ramps must all be strictly monotonic, without plateaus.

**Table 5 • FPGA Operating Limits**

| Product Grade           | Element | Programming Temperature                  | Operating Temperature                    | Programming Cycles | Digest Temperature                       | Digest Cycles | Retention (Biased/Unbiased) |
|-------------------------|---------|------------------------------------------|------------------------------------------|--------------------|------------------------------------------|---------------|-----------------------------|
| Commercial              | FPGA    | Min $T_J = 0$ °C<br>Max $T_J = 85$ °C    | Min $T_J = 0$ °C<br>Max $T_J = 85$ °C    | 500                | Min $T_J = 0$ °C<br>Max $T_J = 85$ °C    | 2000          | 20 years                    |
| Industrial <sup>1</sup> | FPGA    | Min $T_J = -40$ °C<br>Max $T_J = 100$ °C | Min $T_J = -40$ °C<br>Max $T_J = 100$ °C | 500                | Min $T_J = -40$ °C<br>Max $T_J = 100$ °C | 2000          | 20 years                    |

1. Programming at Industrial temperature range is available only with  $V_{PP} = 3.3$  V.

**Note:** The retention specification is defined as the total number of programing and digest cycles. For example, 20 years of retention after 500 programming cycles.

**Note:** The digest cycle specification is 2000 digest cycles for every program cycle with a maximum of 500 programming cycles.

**Note:** If your product qualification requires accelerated programming cycles, see *Microsemi SoC Products Quality and Reliability Report* about recommended methodologies.


## 2.3.5 User I/O Characteristics

There are three types of I/Os supported in the IGLOO2 FPGA and SmartFusion2 SoC FPGA families: MSIO, MSIOD, and DDRIO I/O banks. The I/O standards supported by the different I/O banks is described in the I/Os section of the *UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide*.

### 2.3.5.1 Input Buffer and AC Loading

The following figure shows the input buffer and AC loading.

**Figure 3 • Input Buffer AC Loading**



### 2.3.5.5 Detailed I/O Characteristics

**Table 24 • Input Capacitance, Leakage Current, and Ramp Time**

| Symbol         | Description                                                    | Maximum | Unit    | Conditions          |
|----------------|----------------------------------------------------------------|---------|---------|---------------------|
| $C_{IN}$       | Input capacitance                                              | 10      | pF      |                     |
| $I_{IL}$ (dc)  | Input current low<br>(Applicable to HSTL/SSTL inputs only)     | 400     | $\mu A$ | $V_{DDI} = 2.5 V$   |
|                |                                                                | 500     | $\mu A$ | $V_{DDI} = 1.8 V$   |
|                |                                                                | 600     | $\mu A$ | $V_{DDI} = 1.5 V^1$ |
|                | Input current low<br>(Applicable to all other digital inputs)  | 10      | $\mu A$ |                     |
| $I_{IH}$ (dc)  | Input current high<br>(Applicable to HSTL/SSTL inputs only)    | 400     | $\mu A$ | $V_{DDI} = 2.5 V$   |
|                |                                                                | 500     | $\mu A$ | $V_{DDI} = 1.8 V$   |
|                |                                                                | 600     | $\mu A$ | $V_{DDI} = 1.5 V^1$ |
|                | Input current high<br>(Applicable to all other digital inputs) | 10      | $\mu A$ |                     |
| $T_{RAMPIN}^2$ | Input ramp time<br>(Applicable to all digital inputs)          | 50      | ns      |                     |

1. Applicable when I/O pair is programmed with an HSTL/SSTL I/O type on IOP and an un-terminated I/O type (LVCMOS, for example) on ION pad.
2. Voltage ramp must be monotonic.

The following table lists the minimum and maximum I/O weak pull-up/pull-down resistance values of DDRIO I/O bank at  $V_{OH}/V_{OL}$  Level.

**Table 25 • I/O Weak Pull-up/Pull-down Resistances for DDRIO I/O Bank**

| $V_{DDI}$ Domain      | R(WEAK PULL-UP) at $V_{OH}$ ( $\Omega$ ) |       | R(WEAK PULL-DOWN) at $V_{OL}$ ( $\Omega$ ) |       |
|-----------------------|------------------------------------------|-------|--------------------------------------------|-------|
|                       | Min                                      | Max   | Min                                        | Max   |
| 2.5 V <sup>1, 2</sup> | 10K                                      | 17.8K | 9.98K                                      | 18K   |
| 1.8 V <sup>1, 2</sup> | 10.3K                                    | 19.1K | 10.3K                                      | 19.5K |
| 1.5 V <sup>1, 2</sup> | 10.6K                                    | 20.2K | 10.6K                                      | 21.1K |
| 1.2 V <sup>1, 2</sup> | 11.1K                                    | 22.7K | 11.2K                                      | 24.6K |

1.  $R(\text{WEAK PULL-DOWN}) = (V_{OLspec})/I(\text{WEAK PULL-DOWN MAX})$ .
2.  $R(\text{WEAK PULL-UP}) = (V_{DDImax} - V_{OHspec})/I(\text{WEAK PULL-UP MIN})$ .

**Table 53 • LVCMOS 1.8 V AC Calibrated Impedance Option**

| Parameter                                                         | Symbol               | Typ                    | Unit |
|-------------------------------------------------------------------|----------------------|------------------------|------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | R <sub>odt_cal</sub> | 75, 60, 50, 33, 25, 20 | Ω    |

**Table 54 • LVCMOS 1.8 V AC Test Parameter Specifications**

| Parameter                                                                                                   | Symbol            | Typ | Unit |
|-------------------------------------------------------------------------------------------------------------|-------------------|-----|------|
| Measuring/trip point for data path                                                                          | V <sub>TRIP</sub> | 0.9 | V    |
| Resistance for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )         | R <sub>ENT</sub>  | 2k  | Ω    |
| Capacitive loading for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> ) | C <sub>ENT</sub>  | 5   | pF   |
| Capacitive loading for data path (T <sub>DP</sub> )                                                         | C <sub>LOAD</sub> | 5   | pF   |

**Table 55 • LVCMOS 1.8 V Transmitter Drive Strength Specifications**

| Output Drive Selection |                |                    | V <sub>OH</sub> (V)     | V <sub>OL</sub> (V) | IOH (at V <sub>OH</sub> ) | IOL (at V <sub>OL</sub> ) |
|------------------------|----------------|--------------------|-------------------------|---------------------|---------------------------|---------------------------|
| MSIO I/O Bank          | MSIOD I/O Bank | DDRIO I/O Bank     | Min                     | Max                 | mA                        | mA                        |
| 2 mA                   | 2 mA           | 2 mA               | V <sub>DDI</sub> – 0.45 | 0.45                | 2                         | 2                         |
| 4 mA                   | 4 mA           | 4 mA               | V <sub>DDI</sub> – 0.45 | 0.45                | 4                         | 4                         |
| 6 mA                   | 6 mA           | 6 mA               | V <sub>DDI</sub> – 0.45 | 0.45                | 6                         | 6                         |
| 8 mA                   | 8 mA           | 8 mA               | V <sub>DDI</sub> – 0.45 | 0.45                | 8                         | 8                         |
| 10 mA                  | 10 mA          | 10 mA              | V <sub>DDI</sub> – 0.45 | 0.45                | 10                        | 10                        |
| 12 mA                  |                | 12 mA              | V <sub>DDI</sub> – 0.45 | 0.45                | 12                        | 12                        |
|                        |                | 16 mA <sup>1</sup> | V <sub>DDI</sub> – 0.45 | 0.45                | 16                        | 16                        |

1. 16 mA drive strengths, all slews, meets LPDDR JEDEC electrical compliance.

#### AC Switching Characteristics

Worst commercial-case conditions: T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V, V<sub>DDI</sub> = 1.71 V

**Table 56 • LVCMOS 1.8 V Receiver Characteristics (Input Buffers)**

|                                                          | On-Die Termination (ODT) | T <sub>Py</sub> |       | T <sub>PYS</sub> |       | Unit |
|----------------------------------------------------------|--------------------------|-----------------|-------|------------------|-------|------|
|                                                          |                          | –1              | –Std  | –1               | –Std  |      |
| LVCMOS 1.8 V<br>(for DDRIO I/O bank<br>with Fixed Codes) | None                     | 1.968           | 2.315 | 2.099            | 2.47  | ns   |
|                                                          | None                     | 2.898           | 3.411 | 2.883            | 3.393 | ns   |
|                                                          | 50                       | 3.05            | 3.59  | 3.044            | 3.583 | ns   |
|                                                          | 75                       | 2.999           | 3.53  | 2.987            | 3.516 | ns   |
| LVCMOS 1.8 V<br>(for MSIO I/O bank)                      | 150                      | 2.947           | 3.469 | 2.933            | 3.452 | ns   |
|                                                          | None                     | 2.611           | 3.071 | 2.598            | 3.057 | ns   |
|                                                          | 50                       | 2.775           | 3.264 | 2.775            | 3.265 | ns   |
|                                                          | 75                       | 2.72            | 3.2   | 2.712            | 3.19  | ns   |
| LVCMOS 1.8 V<br>(for MSIOD I/O bank)                     | 150                      | 2.666           | 3.137 | 2.655            | 3.123 | ns   |

**AC Switching Characteristics**Worst commercial-case conditions:  $T_J = 85\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 1.425\text{ V}$ **Table 67 • LVCMOS 1.5 V Receiver Characteristics for DDRIO I/O Bank with Fixed Codes (Input Buffers)**

| On-Die Termination<br>(ODT) | $T_{PY}$ |       | $T_{PYS}$ |       | Unit |
|-----------------------------|----------|-------|-----------|-------|------|
|                             | -1       | -Std  | -1        | -Std  |      |
| None                        | 2.051    | 2.413 | 2.086     | 2.455 | ns   |

**Table 68 • LVCMOS 1.5 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

| On-Die Termination<br>(ODT) | $T_{PY}$ |       | $T_{PYS}$ |       | Unit |
|-----------------------------|----------|-------|-----------|-------|------|
|                             | -1       | -Std  | -1        | -Std  |      |
| None                        | 3.311    | 3.896 | 3.285     | 3.865 | ns   |
| 50                          | 3.654    | 4.299 | 3.623     | 4.263 | ns   |
| 75                          | 3.533    | 4.156 | 3.501     | 4.119 | ns   |
| 150                         | 3.415    | 4.018 | 3.388     | 3.986 | ns   |

**Table 69 • LVCMOS 1.5 V Receiver Characteristics for MSIOD I/O Bank (Input Buffers)**

| On-Die Termination<br>(ODT) | $T_{PY}$ |       | $T_{PYS}$ |       | Unit |
|-----------------------------|----------|-------|-----------|-------|------|
|                             | -1       | -Std  | -1        | -Std  |      |
| None                        | 2.959    | 3.481 | 2.93      | 3.447 | ns   |
| 50                          | 3.298    | 3.88  | 3.268     | 3.845 | ns   |
| 75                          | 3.162    | 3.719 | 3.128     | 3.68  | ns   |
| 150                         | 3.053    | 3.592 | 3.021     | 3.554 | ns   |

**Table 70 • LVCMOS 1.5 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

| Output<br>Drive<br>Selection | Slew<br>Control | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}^1$ |       | $T_{LZ}^1$ |       | Unit |
|------------------------------|-----------------|----------|-------|----------|-------|----------|-------|------------|-------|------------|-------|------|
|                              |                 | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1         | -Std  | -1         | -Std  |      |
| 2 mA                         | Slow            | 5.122    | 6.026 | 4.31     | 5.07  | 5.145    | 6.052 | 5.258      | 6.186 | 4.672      | 5.496 | ns   |
|                              | Medium          | 4.58     | 5.389 | 3.86     | 4.54  | 4.6      | 5.411 | 4.977      | 5.855 | 4.357      | 5.126 | ns   |
|                              | Medium<br>fast  | 4.323    | 5.086 | 3.629    | 4.269 | 4.341    | 5.107 | 4.804      | 5.652 | 4.228      | 4.974 | ns   |
|                              | Fast            | 4.296    | 5.054 | 3.609    | 4.245 | 4.314    | 5.075 | 4.791      | 5.636 | 4.219      | 4.963 | ns   |
| 4 mA                         | Slow            | 4.449    | 5.235 | 3.707    | 4.361 | 4.443    | 5.227 | 6.058      | 7.127 | 5.458      | 6.421 | ns   |
|                              | Medium          | 3.961    | 4.66  | 3.264    | 3.839 | 3.954    | 4.651 | 5.778      | 6.797 | 5.116      | 6.018 | ns   |
|                              | Medium<br>fast  | 3.729    | 4.387 | 3.043    | 3.579 | 3.72     | 4.376 | 5.63       | 6.624 | 4.981      | 5.86  | ns   |
|                              | Fast            | 3.704    | 4.358 | 3.027    | 3.56  | 3.695    | 4.347 | 5.624      | 6.617 | 4.973      | 5.851 | ns   |

**Table 100 • HSTL AC Test Parameter Specification**

| Parameter                                                                        | Symbol      | Typ  | Unit     |
|----------------------------------------------------------------------------------|-------------|------|----------|
| Measuring/trip point for data path                                               | $V_{TRIP}$  | 0.75 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$   | 2K   | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$   | 5    | pF       |
| Reference resistance for data test path for HSTL15 Class I ( $T_{DP}$ )          | $RTT\_TEST$ | 50   | $\Omega$ |
| Reference resistance for data test path for HSTL15 Class II ( $T_{DP}$ )         | $RTT\_TEST$ | 25   | $\Omega$ |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$  | 5    | pF       |

**AC Switching Characteristics**

Worst-case commercial conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ , worst-case  $V_{DDI}$ .

**Table 101 • HSTL Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers)**

|                          |      | $T_{PY}$ |       | Unit |
|--------------------------|------|----------|-------|------|
| On-Die Termination (ODT) |      | -1       | -Std  |      |
| Pseudo differential      | None | 1.605    | 1.888 | ns   |
|                          | 47.8 | 1.614    | 1.898 | ns   |
| True differential        | None | 1.622    | 1.909 | ns   |
|                          | 47.8 | 1.628    | 1.916 | ns   |

**Table 102 • HSTL Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

|               | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|---------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|               | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| HSTL Class I  |          |       |          |       |          |       |          |       |          |       |      |
| Single-ended  | 2.6      | 3.059 | 2.514    | 2.958 | 2.514    | 2.958 | 2.431    | 2.86  | 2.431    | 2.86  | ns   |
| Differential  | 2.621    | 3.083 | 2.648    | 3.115 | 2.647    | 3.113 | 2.925    | 3.442 | 2.923    | 3.44  | ns   |
| HSTL Class II |          |       |          |       |          |       |          |       |          |       |      |
| Single-ended  | 2.511    | 2.954 | 2.488    | 2.927 | 2.49     | 2.93  | 2.409    | 2.833 | 2.411    | 2.836 | ns   |
| Differential  | 2.528    | 2.974 | 2.552    | 3.003 | 2.551    | 3.001 | 2.897    | 3.409 | 2.896    | 3.408 | ns   |

**2.3.6.2 Stub-Series Terminated Logic**

Stub-Series Terminated Logic (SSTL) for 2.5 V (SSTL2), 1.8 V (SSTL18), and 1.5 V (SSTL15) is supported in IGLOO2 and SmartFusion2 SoC FPGAs. SSTL2 is defined by JEDEC standard JESD8-9B and SSTL18 is defined by JEDEC standard JESD8-15. IGLOO2 SSTL I/O configurations are designed to meet double data rate standards DDR/2/3 for general purpose memory buses. Double data rate standards are designed to meet their JEDEC specifications as defined by JEDEC standard JESD79F for DDR, JEDEC standard JESD79-2F for DDR, JEDEC standard JESD79-3D for DDR3, and JEDEC standard JESD209A for LPDDR.

**Table 144 • LPDDR AC Differential Voltage Specifications (for DDRIO I/O Bank Only)**

| Parameter                           | Symbol     | Min                  | Max                  | Unit |
|-------------------------------------|------------|----------------------|----------------------|------|
| AC input differential voltage       | $V_{DIFF}$ | $0.6 \times V_{DDI}$ |                      | V    |
| AC differential cross point voltage | $V_x$      | $0.4 \times V_{DDI}$ | $0.6 \times V_{DDI}$ | V    |

**Table 145 • LPDDR AC Specifications (for DDRIO I/O Bank Only)**

| Parameter         | Symbol    | Max | Unit | Conditions                           |
|-------------------|-----------|-----|------|--------------------------------------|
| Maximum data rate | $D_{MAX}$ | 400 | Mbps | AC loading: per JEDEC specifications |

**Table 146 • LPDDR AC Calibrated Impedance Option (for DDRIO I/O Bank Only)**

| Parameter                                    | Symbol    | Typ         | Unit     | Conditions                        |
|----------------------------------------------|-----------|-------------|----------|-----------------------------------|
| Supported output driver calibrated impedance | $R_{REF}$ | 20, 42      | $\Omega$ | Reference resistor = 150 $\Omega$ |
| Effective impedance value (ODT)              | $R_{TT}$  | 50, 70, 150 | $\Omega$ | Reference resistor = 150 $\Omega$ |

**Table 147 • LPDDR AC Test Parameter Specifications (for DDRIO I/O Bank Only)**

| Parameter                                                                        | Symbol         | Typ | Unit     |
|----------------------------------------------------------------------------------|----------------|-----|----------|
| Measuring/trip point for data path                                               | $V_{TRIP}$     | 0.9 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$      | 2K  | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$      | 5   | pF       |
| Reference resistance for data test path for LPDDR ( $T_{DP}$ )                   | $R_{TT\_TEST}$ | 50  | $\Omega$ |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$     | 5   | $\Omega$ |

**AC Switching Characteristics**

Worst-case commercial conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ , worst-case  $V_{DDI}$ .

**Table 148 • LPDDR Receiver Characteristics for DDRIO I/O Bank with Fixed Codes**

|                          |      | $T_{PY}$ |       | Unit |
|--------------------------|------|----------|-------|------|
| On-Die Termination (ODT) |      | -1       | -Std  |      |
| Pseudo differential      | None | 1.568    | 1.845 | ns   |
| True differential        | None | 1.588    | 1.869 | ns   |

**Table 149 • LPDDR Reduced Drive for DDRIO I/O Bank (Output and Tristate Buffers)**

|              | $T_{DP}$ |       | $T_{ENZL}$ |       | $T_{ENZH}$ |       | $T_{ENHZ}$ |       | $T_{ENLZ}$ |       | Unit |
|--------------|----------|-------|------------|-------|------------|-------|------------|-------|------------|-------|------|
|              | -1       | -Std  | -1         | -Std  | -1         | -Std  | -1         | -Std  | -1         | -Std  |      |
| Single-ended | 2.383    | 2.804 | 2.23       | 2.623 | 2.229      | 2.622 | 2.202      | 2.591 | 2.201      | 2.59  | ns   |
| Differential | 2.396    | 2.819 | 2.764      | 3.252 | 2.764      | 3.252 | 2.255      | 2.653 | 2.255      | 2.653 | ns   |

**Table 215 • LVPECL DC Input Voltage Specification**

| Parameter        | Symbol | Min | Max  | Unit |
|------------------|--------|-----|------|------|
| DC input voltage | $V_I$  | 0   | 3.45 | V    |

**Table 216 • LVPECL DC Differential Voltage Specification**

| Parameter                  | Symbol      | Min | Typ | Max   | Unit |
|----------------------------|-------------|-----|-----|-------|------|
| Input common mode voltage  | $V_{ICM}$   | 0.3 |     | 2.8   | V    |
| Input differential voltage | $V_{IDIFF}$ | 100 | 300 | 1,000 | mV   |

**Table 217 • LVPECL Minimum and Maximum AC Switching Speeds**

| Parameter         | Symbol    | Max | Unit |
|-------------------|-----------|-----|------|
| Maximum data rate | $D_{MAX}$ | 900 | Mbps |

**AC Switching Characteristics**


Worst commercial-case conditions:  $T_J = 85\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$ .

**Table 218 • LVPECL Receiver Characteristics for MSIO I/O Bank**

| On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|--------------------------|----------|-------|------|
|                          | -1       | -Std  |      |
| None                     | 2.572    | 3.025 | ns   |
| 100                      | 2.569    | 3.023 | ns   |


**2.3.8 I/O Register Specifications**

This section describes input and output register specifications.

**2.3.8.1 Input Register****Figure 6 • Timing Model for Input Register**

### 2.3.8.2 Output/Enable Register

**Figure 8 • Timing Model for Output/Enable Register**



## 2.3.11 Global Resource Characteristics

The IGLOO2 and SmartFusion2 SoC FPGA devices offer a powerful, low skew global routing network which provides an effective clock distribution throughout the FPGA fabric. See *UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide* for the positions of various global routing resources.

The following table lists the 150 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 225 • 150 Device Global Resource**

| Parameter                         | Symbol      | –1    |       | –Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.83  | 0.911 | 0.831 | 0.913 | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.457 | 1.588 | 1.715 | 1.869 | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.131 |       | 0.154 | ns   |

The following table lists the 090 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 226 • 090 Device Global Resource**

| Parameter                         | Symbol      | –1    |       | –Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.835 | 0.888 | 0.833 | 0.886 | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.405 | 1.489 | 1.654 | 1.752 | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.084 |       | 0.098 | ns   |

The following table lists the 050 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 227 • 050 Device Global Resource**

| Parameter                         | Symbol      | –1    |       | –Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.827 | 0.897 | 0.826 | 0.896 | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.419 | 1.53  | 1.671 | 1.8   | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.111 |       | 0.129 | ns   |

The following table lists the 025 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 228 • 025 Device Global Resource**

| Parameter                         | Symbol      | –1    |       | –Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.747 | 0.799 | 0.745 | 0.797 | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.294 | 1.378 | 1.522 | 1.621 | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.084 |       | 0.099 | ns   |

The following table lists the 010 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 229 • 010 Device Global Resource**

| Parameter                         | Symbol      | –1    |       | –Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.626 | 0.669 | 0.627 | 0.668 | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.112 | 1.182 | 1.308 | 1.393 | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.07  |       | 0.085 | ns   |

The following table lists the 005 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 230 • 005 Device Global Resource**

| Parameter                         | Symbol      | –1    |       | –Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.625 | 0.66  | 0.628 | 0.66  | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.126 | 1.187 | 1.325 | 1.397 | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.061 |       | 0.072 | ns   |

## 2.3.12 FPGA Fabric SRAM

See *UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide* for more information.

### 2.3.12.1 FPGA Fabric Large SRAM (LSRAM)

The following table lists the RAM1K18 – dual-port mode for depth × width configuration 1K × 18 in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 231 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 1K × 18**

| Parameter                                  | Symbol          | –1    |       | –Std  |       | Unit |
|--------------------------------------------|-----------------|-------|-------|-------|-------|------|
|                                            |                 | Min   | Max   | Min   | Max   |      |
| Clock period                               | $T_{CY}$        | 2.5   |       | 2.941 |       | ns   |
| Clock minimum pulse width high             | $T_{CLKMPWH}$   | 1.125 |       | 1.323 |       | ns   |
| Clock minimum pulse width low              | $T_{CLKMPWL}$   | 1.125 |       | 1.323 |       | ns   |
| Pipelined clock period                     | $T_{PLCY}$      | 2.5   |       | 2.941 |       | ns   |
| Pipelined clock minimum pulse width high   | $T_{PLCLKMPWH}$ | 1.125 |       | 1.323 |       | ns   |
| Pipelined clock minimum pulse width low    | $T_{PLCLKMPWL}$ | 1.125 |       | 1.323 |       | ns   |
| Read access time with pipeline register    |                 |       | 0.334 |       | 0.393 | ns   |
| Read access time without pipeline register | $T_{CLK2Q}$     |       | 2.273 |       | 2.674 | ns   |
| Access time with feed-through write timing |                 |       | 1.529 |       | 1.799 | ns   |
| Address setup time                         | $T_{ADDRSU}$    | 0.441 |       | 0.519 |       | ns   |
| Address hold time                          | $T_{ADDRHD}$    | 0.274 |       | 0.322 |       | ns   |
| Data setup time                            | $T_{DSU}$       | 0.341 |       | 0.401 |       | ns   |
| Data hold time                             | $T_{DHD}$       | 0.107 |       | 0.126 |       | ns   |
| Block select setup time                    | $T_{BLKSU}$     | 0.207 |       | 0.244 |       | ns   |

**Table 232 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 2K × 9 (continued)**

| Parameter                                                              | Symbol                | –1     |       | –Std   |       | Unit |
|------------------------------------------------------------------------|-----------------------|--------|-------|--------|-------|------|
|                                                                        |                       | Min    | Max   | Min    | Max   |      |
| Address setup time                                                     | $T_{\text{ADDRSU}}$   | 0.475  |       | 0.559  |       | ns   |
| Address hold time                                                      | $T_{\text{ADDRHD}}$   | 0.274  |       | 0.322  |       | ns   |
| Data setup time                                                        | $T_{\text{DSU}}$      | 0.336  |       | 0.395  |       | ns   |
| Data hold time                                                         | $T_{\text{DHD}}$      | 0.082  |       | 0.096  |       | ns   |
| Block select setup time                                                | $T_{\text{BLKSU}}$    | 0.207  |       | 0.244  |       | ns   |
| Block select hold time                                                 | $T_{\text{BLKHD}}$    | 0.216  |       | 0.254  |       | ns   |
| Block select to out disable time (when pipelined register is disabled) | $T_{\text{BLK2Q}}$    |        | 1.529 |        | 1.799 | ns   |
| Block select minimum pulse width                                       | $T_{\text{BLKMPW}}$   | 0.186  |       | 0.219  |       | ns   |
| Read enable setup time                                                 | $T_{\text{RDESU}}$    | 0.485  |       | 0.57   |       | ns   |
| Read enable hold time                                                  | $T_{\text{RDEHD}}$    | 0.071  |       | 0.083  |       | ns   |
| Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)                | $T_{\text{RDPLESU}}$  | 0.248  |       | 0.291  |       | ns   |
| Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)                 | $T_{\text{RDPLEHD}}$  | 0.102  |       | 0.12   |       | ns   |
| Asynchronous reset to output propagation delay                         | $T_{\text{R2Q}}$      |        | 1.514 |        | 1.781 | ns   |
| Asynchronous reset removal time                                        | $T_{\text{RSTREM}}$   | 0.506  |       | 0.595  |       | ns   |
| Asynchronous reset recovery time                                       | $T_{\text{RSTREC}}$   | 0.004  |       | 0.005  |       | ns   |
| Asynchronous reset minimum pulse width                                 | $T_{\text{RSTMPW}}$   | 0.301  |       | 0.354  |       | ns   |
| Pipelined register asynchronous reset removal time                     | $T_{\text{PLRSTREM}}$ | –0.279 |       | –0.328 |       | ns   |
| Pipelined register asynchronous reset recovery time                    | $T_{\text{PLRSTREC}}$ | 0.327  |       | 0.385  |       | ns   |
| Pipelined register asynchronous reset minimum pulse width              | $T_{\text{PLRSTMPW}}$ | 0.282  |       | 0.332  |       | ns   |
| Synchronous reset setup time                                           | $T_{\text{SRSTSU}}$   | 0.226  |       | 0.265  |       | ns   |
| Synchronous reset hold time                                            | $T_{\text{SRSTHD}}$   | 0.036  |       | 0.043  |       | ns   |
| Write enable setup time                                                | $T_{\text{WESU}}$     | 0.415  |       | 0.488  |       | ns   |
| Write enable hold time                                                 | $T_{\text{WEHD}}$     | 0.048  |       | 0.057  |       | ns   |
| Maximum frequency                                                      | $F_{\text{MAX}}$      |        | 400   |        | 340   | MHz  |

The following table lists the RAM1K18 – dual-port mode for depth × width configuration 4K × 4 in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 233 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 4K × 4**

| Parameter                                | Symbol                 | –1    |     | –Std  |     | Unit |
|------------------------------------------|------------------------|-------|-----|-------|-----|------|
|                                          |                        | Min   | Max | Min   | Max |      |
| Clock period                             | $T_{\text{CY}}$        | 2.5   |     | 2.941 |     | ns   |
| Clock minimum pulse width high           | $T_{\text{CLKMPWH}}$   | 1.125 |     | 1.323 |     | ns   |
| Clock minimum pulse width low            | $T_{\text{CLKMPWL}}$   | 1.125 |     | 1.323 |     | ns   |
| Pipelined clock period                   | $T_{\text{PLCY}}$      | 2.5   |     | 2.941 |     | ns   |
| Pipelined clock minimum pulse width high | $T_{\text{PLCLKMPWH}}$ | 1.125 |     | 1.323 |     | ns   |

The following table lists the RAM1K18 – dual-port mode for depth × width configuration 16K × 1 in worst commercial-case conditions when  $T_J = 85\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 235 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 16K × 1**

| Parameter                                                              | Symbol          | –1     |       | –Std   |       | Unit |
|------------------------------------------------------------------------|-----------------|--------|-------|--------|-------|------|
|                                                                        |                 | Min    | Max   | Min    | Max   |      |
| Clock period                                                           | $T_{CY}$        | 2.5    |       | 2.941  |       | ns   |
| Clock minimum pulse width high                                         | $T_{CLKMPWH}$   | 1.125  |       | 1.323  |       | ns   |
| Clock minimum pulse width low                                          | $T_{CLKMPWL}$   | 1.125  |       | 1.323  |       | ns   |
| Pipelined clock period                                                 | $T_{PLCY}$      | 2.5    |       | 2.941  |       | ns   |
| Pipelined clock minimum pulse width high                               | $T_{PLCLKMPWH}$ | 1.125  |       | 1.323  |       | ns   |
| Pipelined clock minimum pulse width low                                | $T_{PLCLKMPWL}$ | 1.125  |       | 1.323  |       | ns   |
| Read access time with pipeline register                                |                 |        | 0.32  |        | 0.377 | ns   |
| Read access time without pipeline register                             | $T_{CLK2Q}$     |        | 2.269 |        | 2.669 | ns   |
| Access time with feed-through write timing                             |                 |        | 1.51  |        | 1.777 | ns   |
| Address setup time                                                     | $T_{ADDRSU}$    | 0.626  |       | 0.737  |       | ns   |
| Address hold time                                                      | $T_{ADDRHD}$    | 0.274  |       | 0.322  |       | ns   |
| Data setup time                                                        | $T_{DSU}$       | 0.322  |       | 0.378  |       | ns   |
| Data hold time                                                         | $T_{DHD}$       | 0.082  |       | 0.096  |       | ns   |
| Block select setup time                                                | $T_{BLKSU}$     | 0.207  |       | 0.244  |       | ns   |
| Block select hold time                                                 | $T_{BLKHD}$     | 0.216  |       | 0.254  |       | ns   |
| Block select to out disable time (when pipelined register is disabled) | $T_{BLK2Q}$     |        | 1.51  |        | 1.777 | ns   |
| Block select minimum pulse width                                       | $T_{BLKMPW}$    | 0.186  |       | 0.219  |       | ns   |
| Read enable setup time                                                 | $T_{RDESU}$     | 0.53   |       | 0.624  |       | ns   |
| Read enable hold time                                                  | $T_{RDEHD}$     | 0.071  |       | 0.083  |       | ns   |
| Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)                | $T_{RDPLESU}$   | 0.248  |       | 0.291  |       | ns   |
| Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)                 | $T_{RDPLEHD}$   | 0.102  |       | 0.12   |       | ns   |
| Asynchronous reset to output propagation delay                         | $T_{R2Q}$       |        | 1.547 |        | 1.82  | ns   |
| Asynchronous reset removal time                                        | $T_{RSTREM}$    | 0.506  |       | 0.595  |       | ns   |
| Asynchronous reset recovery time                                       | $T_{RSTREC}$    | 0.004  |       | 0.005  |       | ns   |
| Asynchronous reset minimum pulse width                                 | $T_{RSTMPW}$    | 0.301  |       | 0.354  |       | ns   |
| Pipelined register asynchronous reset removal time                     | $T_{PLRSTREM}$  | –0.279 |       | –0.328 |       | ns   |
| Pipelined register asynchronous reset recovery time                    | $T_{PLRSTREC}$  | 0.327  |       | 0.385  |       | ns   |
| Pipelined register asynchronous reset minimum pulse width              | $T_{PLRSTMPW}$  | 0.282  |       | 0.332  |       | ns   |
| Synchronous reset setup time                                           | $T_{SRSTSU}$    | 0.226  |       | 0.265  |       | ns   |
| Synchronous reset hold time                                            | $T_{SRSTHD}$    | 0.036  |       | 0.043  |       | ns   |
| Write enable setup time                                                | $T_{WESU}$      | 0.454  |       | 0.534  |       | ns   |
| Write enable hold time                                                 | $T_{WEHD}$      | 0.048  |       | 0.057  |       | ns   |
| Maximum frequency                                                      | $F_{MAX}$       |        | 400   |        | 340   | MHz  |

**Table 245 • JTAG Programming (eNVM Only)**

| <b>M2S/M2GL<br/>Device</b> | <b>Image size Bytes</b> | <b>Program</b> | <b>Verify</b> | <b>Unit</b> |
|----------------------------|-------------------------|----------------|---------------|-------------|
| 005                        | 137536                  | 39             | 4             | Sec         |
| 010                        | 274816                  | 78             | 9             | Sec         |
| 025                        | 274816                  | 78             | 9             | Sec         |
| 050                        | 278528                  | 84             | 8             | Sec         |
| 060                        | 268480                  | 76             | 8             | Sec         |
| 090                        | 544496                  | 154            | 15            | Sec         |
| 150                        | 544496                  | 155            | 15            | Sec         |

**Table 246 • JTAG Programming (Fabric and eNVM)**

| <b>M2S/M2GL<br/>Device</b> | <b>Image size Bytes</b> | <b>Program</b> | <b>Verify</b> | <b>Unit</b> |
|----------------------------|-------------------------|----------------|---------------|-------------|
| 005                        | 439296                  | 59             | 11            | Sec         |
| 010                        | 842688                  | 107            | 20            | Sec         |
| 025                        | 1497408                 | 120            | 35            | Sec         |
| 050                        | 2695168                 | 162            | 59            | Sec         |
| 060                        | 2686464                 | 158            | 70            | Sec         |
| 090                        | 4190208                 | 266            | 147           | Sec         |
| 150                        | 6682768                 | 316            | 231           | Sec         |

**Table 247 • 2 Step IAP Programming (Fabric Only)**

| <b>M2S/M2GL<br/>Device</b> | <b>Image size Bytes</b> | <b>Authenticate</b> | <b>Program</b> | <b>Verify</b> | <b>Unit</b> |
|----------------------------|-------------------------|---------------------|----------------|---------------|-------------|
| 005                        | 302672                  | 4                   | 17             | 6             | Sec         |
| 010                        | 568784                  | 7                   | 23             | 12            | Sec         |
| 025                        | 1223504                 | 14                  | 33             | 23            | Sec         |
| 050                        | 2424832                 | 29                  | 52             | 40            | Sec         |
| 060                        | 2418896                 | 39                  | 61             | 50            | Sec         |
| 090                        | 3645968                 | 60                  | 84             | 73            | Sec         |
| 150                        | 6139184                 | 100                 | 132            | 120           | Sec         |

The following table lists the system controller characteristics in worst-case industrial conditions when  $T_J = 100\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 286 • System Controller SPI Characteristics for All Devices**

| Symbol           | Description                                             | Conditions                                                                                            | Min | Typ   | Unit |
|------------------|---------------------------------------------------------|-------------------------------------------------------------------------------------------------------|-----|-------|------|
| sp1              | SC_SPI_SCK minimum period                               |                                                                                                       | 20  |       | ns   |
| sp2              | SC_SPI_SCK minimum pulse width high                     |                                                                                                       | 10  |       | ns   |
| sp3              | SC_SPI_SCK minimum pulse width low                      |                                                                                                       | 10  |       | ns   |
| sp4 <sup>1</sup> | SC_SPI_SCK, SC_SPI_SDO, SC_SPI_SS rise time (10%–90%) 1 | I/O configuration: LVTTTL 3.3 V–20 mA<br>AC loading: 35 pF<br>Test conditions: Typical voltage, 25 °C |     | 1.239 | ns   |
| sp5 <sup>1</sup> | SC_SPI_SCK, SC_SPI_SDO, SC_SPI_SS fall time (10%–90%) 1 | I/O configuration: LVTTTL 3.3 V–20 mA<br>AC loading: 35 pF<br>Test conditions: Typical voltage, 25 °C |     | 1.245 | ns   |
| sp6              | Data from master (SC_SPI_SDO) setup time                |                                                                                                       | 160 |       | ns   |
| sp7              | Data from master (SC_SPI_SDO) hold time                 |                                                                                                       | 160 |       | ns   |
| sp8              | SC_SPI_SDI setup time                                   |                                                                                                       | 20  |       | ns   |
| sp9              | SC_SPI_SDI hold time                                    |                                                                                                       | 20  |       | ns   |

1. For specific Rise/Fall Times, board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Microsemi SoC Products Group website: <http://www.microsemi.com/soc/download/ibis/default.aspx>. Use the supported I/O Configurations for the System Controller SPI in the following table.

**Table 287 • Supported I/O Configurations for System Controller SPI (for MSIO Bank Only)**

| Voltage Supply | I/O Drive Configuration | Unit |
|----------------|-------------------------|------|
| 3.3 V          | 20                      | mA   |
| 2.5 V          | 16                      | mA   |
| 1.8 V          | 12                      | mA   |
| 1.5 V          | 8                       | mA   |
| 1.2 V          | 4                       | mA   |

The following table lists the receiver pa in worst-case industrial conditions when  $T_J = 100\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 297 • Receiver Parameters**

| Symbol               | Description                                                           | Min   | Typ   | Max   | Unit          |
|----------------------|-----------------------------------------------------------------------|-------|-------|-------|---------------|
| VRX-IN-PP-CC         | Differential input peak-to-peak sensitivity (2.5 Gbps)                | 0.238 |       | 1.2   | V             |
|                      | Differential input peak-to-peak sensitivity (2.5 Gbps, de-emphasized) | 0.219 |       | 1.2   | V             |
|                      | Differential input peak-to-peak sensitivity (5.0 Gbps)                | 0.300 |       | 1.2   | V             |
|                      | Differential input peak-to-peak sensitivity (5.0 Gbps, de-emphasized) | 0.300 |       | 1.2   | V             |
| VRX-CM-AC-P          | Input common mode range (AC coupled)                                  |       |       | 150   | mV            |
| ZRX-DIFF-DC          | Differential input termination                                        | 80    | 100   | 120   | $\Omega$      |
| REXT                 | External calibration resistor                                         | 1,188 | 1,200 | 1,212 | $\Omega$      |
| CDR-LOCK-RST         | CDR relock time from reset                                            |       |       | 15    | $\mu\text{s}$ |
| RLRX-DIFF            | Return loss differential mode (2.5 Gbps)                              | -10   |       |       | dB            |
|                      | Return loss differential mode (5.0 Gbps)                              |       |       |       |               |
|                      | 0.05 GHz to 1.25 GHz                                                  | -10   |       |       | dB            |
|                      | 1.25 GHz to 2.5 GHz                                                   | -8    |       |       | dB            |
| RLRX-CM              | Return loss common mode (2.5 Gbps, 5.0 Gbps)                          | -6    |       |       | dB            |
| RX-CID <sup>1</sup>  | CID limit PCIe Gen1/2                                                 |       |       | 200   | UI            |
| VRX-IDLE-DET-DIFF-PP | Signal detect limit                                                   | 65    |       | 175   | mV            |

1. AC-coupled, BER =  $e^{-12}$ , using synchronous clock.

**Table 298 • SerDes Protocol Compliance**

| Protocol     | Maximum Data Rate (Gbps) | -1  | -Std |
|--------------|--------------------------|-----|------|
| PCIe Gen 1   | 2.5                      | Yes | Yes  |
| PCIe Gen 2   | 5.0                      | Yes |      |
| XAUI         | 3.125                    | Yes |      |
| Generic EPCS | 3.2                      | Yes |      |
| Generic EPCS | 2.5                      | Yes | Yes  |