



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                 |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                          |
| Number of LABs/CLBs            | -                                                                                                                                                               |
| Number of Logic Elements/Cells | 56520                                                                                                                                                           |
| Total RAM Bits                 | 1869824                                                                                                                                                         |
| Number of I/O                  | 387                                                                                                                                                             |
| Number of Gates                | -                                                                                                                                                               |
| Voltage - Supply               | 1.14V ~ 2.625V                                                                                                                                                  |
| Mounting Type                  | Surface Mount                                                                                                                                                   |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                                                 |
| Package / Case                 | 676-BGA                                                                                                                                                         |
| Supplier Device Package        | 676-FBGA (27x27)                                                                                                                                                |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m2gl060-1fg676">https://www.e-xfl.com/product-detail/microchip-technology/m2gl060-1fg676</a> |

# Contents

---

|          |                                                               |          |
|----------|---------------------------------------------------------------|----------|
| <b>1</b> | <b>Revision History</b>                                       | <b>1</b> |
| 1.1      | Revision 11.0                                                 | 1        |
| 1.2      | Revision 10.0                                                 | 1        |
| 1.3      | Revision 9.0                                                  | 1        |
| 1.4      | Revision 8.0                                                  | 2        |
| 1.5      | Revision 7.0                                                  | 2        |
| 1.6      | Revision 6.0                                                  | 2        |
| 1.7      | Revision 5.0                                                  | 2        |
| 1.8      | Revision 4.0                                                  | 2        |
| 1.9      | Revision 3.0                                                  | 3        |
| 1.10     | Revision 2.0                                                  | 3        |
| 1.11     | Revision 1.0                                                  | 3        |
| <b>2</b> | <b>IGLOO2 FPGA and SmartFusion2 SoC FPGA</b>                  | <b>4</b> |
| 2.1      | Device Status                                                 | 4        |
| 2.2      | References                                                    | 5        |
| 2.3      | Electrical Specifications                                     | 5        |
| 2.3.1    | Operating Conditions                                          | 5        |
| 2.3.2    | Power Consumption                                             | 12       |
| 2.3.3    | Average Fabric Temperature and Voltage Derating Factors       | 14       |
| 2.3.4    | Timing Model                                                  | 15       |
| 2.3.5    | User I/O Characteristics                                      | 17       |
| 2.3.6    | Logic Element Specifications                                  | 75       |
| 2.3.7    | Global Resource Characteristics                               | 78       |
| 2.3.8    | FPGA Fabric SRAM                                              | 79       |
| 2.3.9    | Programming Times                                             | 94       |
| 2.3.10   | Math Block Timing Characteristics                             | 103      |
| 2.3.11   | Embedded NVM (eNVM) Characteristics                           | 104      |
| 2.3.12   | SRAM PUF                                                      | 105      |
| 2.3.13   | Non-Deterministic Random Bit Generator (NRBG) Characteristics | 106      |
| 2.3.14   | Cryptographic Block Characteristics                           | 106      |
| 2.3.15   | Crystal Oscillator                                            | 107      |
| 2.3.16   | On-Chip Oscillator                                            | 109      |
| 2.3.17   | Clock Conditioning Circuits (CCC)                             | 110      |
| 2.3.18   | JTAG                                                          | 112      |
| 2.3.19   | System Controller SPI Characteristics                         | 113      |
| 2.3.20   | Power-up to Functional Times                                  | 114      |
| 2.3.21   | DEVRST_N Characteristics                                      | 116      |
| 2.3.22   | DEVRST_N to Functional Times                                  | 116      |
| 2.3.23   | Flash*Freeze Timing Characteristics                           | 119      |
| 2.3.24   | DDR Memory Interface Characteristics                          | 120      |
| 2.3.25   | SFP Transceiver Characteristics                               | 120      |
| 2.3.26   | SerDes Electrical and Timing AC and DC Characteristics        | 121      |
| 2.3.27   | SmartFusion2 Specifications                                   | 123      |
| 2.3.28   | CAN Controller Characteristics                                | 128      |
| 2.3.29   | USB Characteristics                                           | 128      |
| 2.3.30   | MMUART Characteristics                                        | 129      |
| 2.3.31   | IGLOO2 Specifications                                         | 129      |

**Table 4 • Recommended Operating Conditions (continued)**

| Parameter                                                                                        | Symbol      | Min                    | Typ                   | Max                    | Unit | Conditions  |
|--------------------------------------------------------------------------------------------------|-------------|------------------------|-----------------------|------------------------|------|-------------|
| 3.3 V DC supply voltage                                                                          | $V_{DDIX}$  | 3.15                   | 3.3                   | 3.45                   | V    |             |
| LVDS differential I/O                                                                            | $V_{DDIX}$  | 2.375                  | 2.5                   | 3.45                   | V    |             |
| B-LVDS, M-LVDS, Mini-LVDS, RSDS differential I/O                                                 | $V_{DDIX}$  | 2.375                  | 2.5                   | 2.625                  | V    |             |
| LVPECL differential I/O                                                                          | $V_{DDIX}$  | 3.15                   | 3.3                   | 3.45                   | V    |             |
| Reference voltage supply for FDDR (Bank0) and MDDR (Bank5)                                       | $V_{REFX}$  | $0.49 \times V_{DDIX}$ | $0.5 \times V_{DDIX}$ | $0.51 \times V_{DDIX}$ | V    |             |
| Analog sense circuit supply of embedded nonvolatile memory (eNVM). Must be shorted to $V_{PP}$ . | $V_{PPNVM}$ | 2.375                  | 2.5                   | 2.625                  | V    | 2.5 V range |
|                                                                                                  |             | 3.15                   | 3.3                   | 3.45                   | V    | 3.3 V range |

1. Programming at Industrial temperature range is available only with  $V_{PP} = 3.3$  V.

**Note:** Power supply ramps must all be strictly monotonic, without plateaus.

**Table 5 • FPGA Operating Limits**


| Product Grade           | Element | Programming Temperature                  | Operating Temperature                    | Programming Cycles | Digest Temperature                       | Digest Cycles | Retention (Biased/Unbiased) |
|-------------------------|---------|------------------------------------------|------------------------------------------|--------------------|------------------------------------------|---------------|-----------------------------|
| Commercial              | FPGA    | Min $T_J = 0$ °C<br>Max $T_J = 85$ °C    | Min $T_J = 0$ °C<br>Max $T_J = 85$ °C    | 500                | Min $T_J = 0$ °C<br>Max $T_J = 85$ °C    | 2000          | 20 years                    |
| Industrial <sup>1</sup> | FPGA    | Min $T_J = -40$ °C<br>Max $T_J = 100$ °C | Min $T_J = -40$ °C<br>Max $T_J = 100$ °C | 500                | Min $T_J = -40$ °C<br>Max $T_J = 100$ °C | 2000          | 20 years                    |

1. Programming at Industrial temperature range is available only with  $V_{PP} = 3.3$  V.

**Note:** The retention specification is defined as the total number of programing and digest cycles. For example, 20 years of retention after 500 programming cycles.

**Note:** The digest cycle specification is 2000 digest cycles for every program cycle with a maximum of 500 programming cycles.

**Note:** If your product qualification requires accelerated programming cycles, see [Microsemi SoC Products Quality and Reliability Report](#) about recommended methodologies.

**Figure 1 • High Temperature Data Retention (HTR)**

### 2.3.1.1 Overshoot/Undershoot Limits

For AC signals, the input signal may undershoot during transitions to  $-1.0$  V for no longer than 10% of the period. The current during the transition must not exceed 100 mA.

For AC signals, the input signal may overshoot during transitions to  $V_{CCI} + 1.0$  V for no longer than 10% of the period. The current during the transition must not exceed 100 mA.

**Note:** The above specifications do not apply to the PCI standard. The IGLOO2 and SmartFusion2 PCI I/Os are compliant with the PCI standard including the PCI overshoot/undershoot specifications.

### 2.3.1.2 Thermal Characteristics

The temperature variable in the Microsemi SoC Products Group Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption causes the chip's junction temperature to be higher than the ambient, case, or board temperatures.

EQ1 through EQ3 give the relationship between thermal resistance, temperature gradient, and power.

$$\theta_{JA} = \frac{T_J - T_A}{P}$$

EQ 1

$$\theta_{JB} = \frac{T_J - T_B}{P}$$

EQ 2


$$\theta_{JC} = \frac{T_J - T_C}{P}$$

EQ 3

## 2.3.4 Timing Model

This section describes timing model and timing parameters.

**Figure 2 • Timing Model**



The following table lists the timing model parameters in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .


**Table 17 • Timing Model Parameters**

| Index | Symbol      | Description                                 | -1    | Unit | For More Information                    |
|-------|-------------|---------------------------------------------|-------|------|-----------------------------------------|
| A     | $T_{PY}$    | Propagation delay of DDR3 receiver          | 1.605 | ns   | See <a href="#">Table 137</a> , page 50 |
| B     | $T_{ICLKQ}$ | Clock-to-Q of the input data register       | 0.16  | ns   | See <a href="#">Table 221</a> , page 71 |
|       | $T_{ISUD}$  | Setup time of the input data register       | 0.357 | ns   | See <a href="#">Table 221</a> , page 71 |
| C     | $T_{RCKH}$  | Input high delay for global clock           | 1.53  | ns   | See <a href="#">Table 227</a> , page 78 |
|       | $T_{RCKL}$  | Input low delay for global clock            | 0.897 | ns   | See <a href="#">Table 227</a> , page 78 |
| D     | $T_{PY}$    | Input propagation delay of LVDS receiver    | 2.774 | ns   | See <a href="#">Table 167</a> , page 56 |
| E     | $T_{DP}$    | Propagation delay of a three-input AND gate | 0.198 | ns   | See <a href="#">Table 223</a> , page 76 |

### 2.3.5.3 Tristate Buffer and AC Loading

The tristate path for enable path loadings is described in the respective specifications. The following figure shows the methodology of characterization illustrated by the enable path test point.

**Figure 5 • Tristate Buffer for Enable Path Test Point**



### 2.3.5.4 I/O Speeds

This section describes the maximum data rate summary of I/O in worst-case industrial conditions. See the individual I/O standards for operating conditions.

**Table 18 • Maximum Data Rate Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions**

| I/O                      | MSIO | MSIOD | DDRIO | Unit |
|--------------------------|------|-------|-------|------|
| PCI 3.3 V                | 630  |       |       | Mbps |
| LVTTL 3.3 V              | 600  |       |       | Mbps |
| LVC MOS 3.3 V            | 600  |       |       | Mbps |
| LVC MOS 2.5 V            | 410  | 420   | 400   | Mbps |
| LVC MOS 1.8 V            | 295  | 400   | 400   | Mbps |
| LVC MOS 1.5 V            | 160  | 220   | 235   | Mbps |
| LVC MOS 1.2 V            | 120  | 160   | 200   | Mbps |
| LPDDR-LVC MOS 1.8 V mode |      |       | 400   | Mbps |

**Table 22 • Maximum Frequency Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions**

| I/O        | MSIO | MSIOD | DDRIO | Unit |
|------------|------|-------|-------|------|
| LPDDR      |      |       | 200   | MHz  |
| HSTL1.5 V  |      |       | 200   | MHz  |
| SSTL 2.5 V | 255  | 350   | 200   | MHz  |
| SSTL 1.8 V |      |       | 334   | MHz  |
| SSTL 1.5 V |      |       | 334   | MHz  |

**Table 23 • Maximum Frequency Summary Table for Differential I/O in Worst-Case Industrial Conditions**

| I/O                 | MSIO  | MSIOD | Unit |
|---------------------|-------|-------|------|
| LVPECL (input only) | 450   |       | MHz  |
| LVDS 3.3 V          | 267.5 |       | MHz  |
| LVDS 2.5 V          | 267.5 | 350   | MHz  |
| RSDS                | 260   | 350   | MHz  |
| BLVDS               | 250   |       | MHz  |
| MLVDS               | 250   |       | MHz  |
| Mini-LVDS           | 260   | 350   | MHz  |

**Table 62 • LVCMOS 1.5 V DC Output Voltage Specification**

| Parameter            | Symbol | Min                   | Max                   | Unit |
|----------------------|--------|-----------------------|-----------------------|------|
| DC output logic high | VOH    | $V_{DDI} \times 0.75$ |                       | V    |
| DC output logic low  | VOL    |                       | $V_{DDI} \times 0.25$ | V    |

**Table 63 • LVCMOS 1.5 V AC Minimum and Maximum Switching Speed**

| Parameter                              | Symbol           | Max | Unit | Conditions                                 |
|----------------------------------------|------------------|-----|------|--------------------------------------------|
| Maximum data rate (for DDRIO I/O bank) | D <sub>MAX</sub> | 235 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIO I/O bank)  | D <sub>MAX</sub> | 160 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIOD I/O bank) | D <sub>MAX</sub> | 220 | Mbps | AC loading: 17 pF load, maximum drive/slew |

**Table 64 • LVCMOS 1.5 V AC Calibrated Impedance Option**

| Parameter                                                         | Symbol       | Typ               | Unit |
|-------------------------------------------------------------------|--------------|-------------------|------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | RODT_CA<br>L | 75, 60,<br>50, 40 | Ω    |

**Table 65 • LVCMOS 1.5 V AC Test Parameter Specifications**

| Parameter                                                                                                   | Symbol            | Typ  | Unit |
|-------------------------------------------------------------------------------------------------------------|-------------------|------|------|
| Measuring/trip point                                                                                        | V <sub>TRIP</sub> | 0.75 | V    |
| Resistance for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )         | R <sub>ENT</sub>  | 2K   | Ω    |
| Capacitive loading for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> ) | C <sub>ENT</sub>  | 5    | pF   |
| Capacitive loading for data path (T <sub>DP</sub> )                                                         | C <sub>LOAD</sub> | 5    | pF   |

**Table 66 • LVCMOS 1.5 V Transmitter Drive Strength Specifications**

| Output Drive Selection |                |                | V <sub>OH</sub> (V)   | V <sub>OL</sub> (V)   | IOH (at V <sub>OH</sub> )<br>mA | IOL (at V <sub>OL</sub> )<br>mA |
|------------------------|----------------|----------------|-----------------------|-----------------------|---------------------------------|---------------------------------|
| MSIO I/O Bank          | MSIOD I/O Bank | DDRIO I/O Bank | Min                   | Max                   |                                 |                                 |
| 2 mA                   | 2 mA           | 2 mA           | $V_{DDI} \times 0.75$ | $V_{DDI} \times 0.25$ | 2                               | 2                               |
| 4 mA                   | 4 mA           | 4 mA           | $V_{DDI} \times 0.75$ | $V_{DDI} \times 0.25$ | 4                               | 4                               |
| 6 mA                   | 6 mA           | 6 mA           | $V_{DDI} \times 0.75$ | $V_{DDI} \times 0.25$ | 6                               | 6                               |
| 8 mA                   |                | 8 mA           | $V_{DDI} \times 0.75$ | $V_{DDI} \times 0.25$ | 8                               | 8                               |
|                        |                | 10 mA          | $V_{DDI} \times 0.75$ | $V_{DDI} \times 0.25$ | 10                              | 10                              |
|                        |                | 12 mA          | $V_{DDI} \times 0.75$ | $V_{DDI} \times 0.25$ | 12                              | 12                              |

**Note:** For a detailed I/V curve, use the corresponding IBIS models:

[www.microsemi.com/soc/download/ibis/default.aspx](http://www.microsemi.com/soc/download/ibis/default.aspx).

**Table 77 • LVCMOS 1.2 V AC Calibrated Impedance Option**

| Parameter                                                         | Symbol   | Typ            | Unit     |
|-------------------------------------------------------------------|----------|----------------|----------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | RODT_CAL | 75, 60, 50, 40 | $\Omega$ |

**Table 78 • LVCMOS 1.2 V AC Test Parameter Specifications**

| Parameter                                                                        | Symbol     | Typ | Unit     |
|----------------------------------------------------------------------------------|------------|-----|----------|
| Measuring/trip point                                                             | $V_{TRIP}$ | 0.6 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K  | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5   | pF       |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$ | 5   | pF       |

**Table 79 • LVCMOS 1.2 V Transmitter Drive Strength Specifications**

| Output Drive Selection |                |                | $V_{OH}$ (V)          | $V_{OL}$ (V)          | IOH (at $V_{OH}$ )<br>mA | IOL (at $V_{OL}$ )<br>mA |
|------------------------|----------------|----------------|-----------------------|-----------------------|--------------------------|--------------------------|
| MSIO I/O Bank          | MSIOD I/O Bank | DDRIO I/O Bank | Min                   | Max                   |                          |                          |
| 2 mA                   | 2 mA           | 2 mA           | $V_{DDI} \times 0.75$ | $V_{DDI} \times 0.25$ | 2                        | 2                        |
| 4 mA                   | 4 mA           | 4 mA           | $V_{DDI} \times 0.75$ | $V_{DDI} \times 0.25$ | 4                        | 4                        |
|                        |                | 6 mA           | $V_{DDI} \times 0.75$ | $V_{DDI} \times 0.25$ | 6                        | 6                        |

**Note:** For a detailed I/V curve, use the corresponding IBIS models:

[www.microsemi.com/soc/download/ibis/default.aspx](http://www.microsemi.com/soc/download/ibis/default.aspx).

#### AC Switching Characteristics

Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 1.14\text{ V}$

**Table 80 • LVCMOS 1.2 V Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers)**

| On-Die Termination (ODT) | $T_{PY}$ |      | $T_{PYS}$ |       | Unit |
|--------------------------|----------|------|-----------|-------|------|
|                          | -1       | -Std | -1        | -Std  |      |
| None                     | 2.448    | 2.88 | 2.466     | 2.901 | ns   |

**Table 81 • LVCMOS 1.2 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

| On-Die Termination ODT | $T_{PY}$ |       | $T_{PYS}$ |       | Unit |
|------------------------|----------|-------|-----------|-------|------|
|                        | -1       | -Std  | -1        | -Std  |      |
| None                   | 4.714    | 5.545 | 4.675     | 5.5   | ns   |
| 50                     | 6.668    | 7.845 | 6.579     | 7.74  | ns   |
| 75                     | 5.832    | 6.862 | 5.76      | 6.777 | ns   |
| 150                    | 5.162    | 6.073 | 5.111     | 6.014 | ns   |

**Table 85 • LVCMOS 1.2 V Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |        | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|--------|------------------------------|-------|------|
|                        |              | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std   | -1                           | -Std  |      |
| 2 mA                   | Slow         | 3.883           | 4.568 | 4.868           | 5.726 | 5.329           | 6.269 | 7.994                        | 9.404  | 7.527                        | 8.855 | ns   |
| 4 mA                   | Slow         | 3.774           | 4.44  | 4.188           | 4.926 | 4.613           | 5.426 | 8.972                        | 10.555 | 8.315                        | 9.782 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

### 2.3.5.11 3.3 V PCI/PCIX

Peripheral Component Interface (PCI) for 3.3 V standards specify support for 33 MHz and 66 MHz PCI bus applications.

#### Minimum and Maximum DC/AC Input and Output Levels Specification (Applicable to MSIO Bank Only)

**Table 86 • PCI/PCI-X DC Recommended Operating Conditions**

| Parameter      | Symbol           | Min  | Typ | Max  | Unit |
|----------------|------------------|------|-----|------|------|
| Supply voltage | V <sub>DDI</sub> | 3.15 | 3.3 | 3.45 | V    |

**Table 87 • PCI/PCI-X DC Input Voltage Specification**

| Parameter                       | Symbol               | Min | Max  | Unit |
|---------------------------------|----------------------|-----|------|------|
| DC input voltage                | V <sub>I</sub>       | 0   | 3.45 | V    |
| Input current high <sup>1</sup> | I <sub>IH</sub> (DC) |     |      |      |
| Input current low <sup>1</sup>  | I <sub>IL</sub> (DC) |     |      |      |

1. See Table 24, page 22.

**Table 88 • PCI/PCI-X DC Output Voltage Specification**

| Parameter            | Symbol          | Min | Typ                   | Max | Unit |
|----------------------|-----------------|-----|-----------------------|-----|------|
| DC output logic high | V <sub>OH</sub> |     | Per PCI specification |     | V    |
| DC output logic low  | V <sub>OL</sub> |     | Per PCI specification |     | V    |

**Table 89 • PCI/PCI-X Minimum and Maximum AC Switching Speed**

| Parameter                         | Symbol           | Max | Unit | Conditions                           |
|-----------------------------------|------------------|-----|------|--------------------------------------|
| Maximum data rate (MSIO I/O bank) | D <sub>MAX</sub> | 630 | Mbps | AC Loading: per JEDEC specifications |

**Table 90 • PCI/PCI-X AC Test Parameter Specifications**

| Parameter                                                                                                   | Symbol            | Typ                      | Unit |
|-------------------------------------------------------------------------------------------------------------|-------------------|--------------------------|------|
| Measuring/trip point for data path (falling edge)                                                           | V <sub>TRIP</sub> | 0.615 × V <sub>DDI</sub> | V    |
| Measuring/trip point for data path (rising edge)                                                            | V <sub>TRIP</sub> | 0.285 × V <sub>DDI</sub> | V    |
| Resistance for data test path                                                                               | RTT_TEST          | 25                       | Ω    |
| Resistance for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )         | R <sub>ENT</sub>  | 2K                       | Ω    |
| Capacitive loading for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> ) | C <sub>ENT</sub>  | 5                        | pF   |
| Capacitive loading for data path (T <sub>DP</sub> )                                                         | C <sub>LOAD</sub> | 10                       | pF   |

### 2.3.6.3 Stub-Series Terminated Logic 2.5 V (SSTL2)

SSTL2 Class I and Class II are supported in IGLOO2 and SmartFusion2 SoC FPGAs and also comply with reduced and full drive of double data rate (DDR) standards. IGLOO2 and SmartFusion2 SoC FPGA I/Os supports both standards for single-ended signaling and differential signaling for SSTL2. This standard requires a differential amplifier input buffer and a push-pull output buffer.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 103 • DDR1/SSTL2 DC Recommended Operating Conditions**

| Parameter               | Symbol    | Min   | Typ   | Max   | Unit |
|-------------------------|-----------|-------|-------|-------|------|
| Supply voltage          | $V_{DDI}$ | 2.375 | 2.5   | 2.625 | V    |
| Termination voltage     | $V_{TT}$  | 1.164 | 1.250 | 1.339 | V    |
| Input reference voltage | $V_{REF}$ | 1.164 | 1.250 | 1.339 | V    |

**Table 104 • DDR1/SSTL2 DC Input Voltage Specification**

| Parameter                       | Symbol        | Min              | Max              | Unit |
|---------------------------------|---------------|------------------|------------------|------|
| DC input logic high             | $V_{IH}$ (DC) | $V_{REF} + 0.15$ | 2.625            | V    |
| DC input logic low              | $V_{IL}$ (DC) | -0.3             | $V_{REF} - 0.15$ | V    |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |                  |                  |      |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |                  |                  |      |

1. See Table 24, page 22.

**Table 105 • DDR1/SSTL2 DC Output Voltage Specification**

| Parameter                                                                           | Symbol               | Min              | Max              | Unit |
|-------------------------------------------------------------------------------------|----------------------|------------------|------------------|------|
| <b>SSTL2 Class I (DDR Reduced Drive)</b>                                            |                      |                  |                  |      |
| DC output logic high                                                                | $V_{OH}$             | $V_{TT} + 0.608$ |                  | V    |
| DC output logic low                                                                 | $V_{OL}$             |                  | $V_{TT} - 0.608$ | V    |
| Output minimum source DC current                                                    | $I_{OH}$ at $V_{OH}$ | 8.1              |                  | mA   |
| Output minimum sink current                                                         | $I_{OL}$ at $V_{OL}$ | -8.1             |                  | mA   |
| <b>SSTL2 Class II (DDR Full Drive) – Applicable to MSIO and DDRIO I/O Bank Only</b> |                      |                  |                  |      |
| DC output logic high                                                                | $V_{OH}$             | $V_{TT} + 0.81$  |                  | V    |
| DC output logic low                                                                 | $V_{OL}$             |                  | $V_{TT} - 0.81$  | V    |
| Output minimum source DC current                                                    | $I_{OH}$ at $V_{OH}$ | 16.2             |                  | mA   |
| Output minimum sink current                                                         | $I_{OL}$ at $V_{OL}$ | -16.2            |                  | mA   |

**Table 106 • DDR1/SSTL2 DC Differential Voltage Specification**

| Parameter                     | Symbol        | Min | Unit |
|-------------------------------|---------------|-----|------|
| DC input differential voltage | $V_{ID}$ (DC) | 0.3 | V    |

**Table 128 • DDR2/SSTL18 Transmitter Characteristics (Output and Tristate Buffers)**

|                                      | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> |       | T <sub>LZ</sub> |       | Unit |
|--------------------------------------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|------|
|                                      | −1              | −Std  | −1              | −Std  | −1              | −Std  | −1              | −Std  | −1              | −Std  |      |
| SSTL18 Class I (for DDRIO I/O Bank)  |                 |       |                 |       |                 |       |                 |       |                 |       |      |
| Single-ended                         | 2.383           | 2.804 | 2.23            | 2.623 | 2.229           | 2.622 | 2.202           | 2.591 | 2.201           | 2.59  | ns   |
| Differential                         | 2.413           | 2.84  | 2.797           | 3.29  | 2.797           | 3.29  | 2.282           | 2.685 | 2.282           | 2.685 | ns   |
| SSTL18 Class II (for DDRIO I/O Bank) |                 |       |                 |       |                 |       |                 |       |                 |       |      |
| Single-ended                         | 2.281           | 2.683 | 2.196           | 2.584 | 2.195           | 2.583 | 2.171           | 2.555 | 2.17            | 2.554 | ns   |
| Differential                         | 2.315           | 2.724 | 2.698           | 3.173 | 2.698           | 3.173 | 2.242           | 2.639 | 2.242           | 2.639 | ns   |

**2.3.6.5 Stub-Series Terminated Logic 1.5 V (SSTL15)**

SSTL15 Class I and Class II are supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs, and also comply with the reduced and full drive double data rate (DDR3) standard. IGLOO2 FPGA and SmartFusion2 SoC FPGA I/Os supports both standards for single-ended signaling and differential signaling for SSTL18. This standard requires a differential amplifier input buffer and a push-pull output buffer.

**Minimum and Maximum DC/AC Input and Output Levels Specification**

The following table lists the SSTL15 DC voltage specifications for DDRIO bank.

**Table 129 • SSTL15 DC Recommended DC Operating Conditions (for DDRIO I/O Bank Only)**

| Parameter               | Symbol    | Min   | Typ   | Max   | Unit |
|-------------------------|-----------|-------|-------|-------|------|
| Supply voltage          | $V_{DDI}$ | 1.425 | 1.5   | 1.575 | V    |
| Termination voltage     | $V_{TT}$  | 0.698 | 0.750 | 0.803 | V    |
| Input reference voltage | $V_{REF}$ | 0.698 | 0.750 | 0.803 | V    |

**Table 130 • SSTL15 DC Input Voltage Specification (for DDRIO I/O Bank Only)**

| Parameter                       | Symbol       | Min             | Max             | Unit |
|---------------------------------|--------------|-----------------|-----------------|------|
| DC input logic high             | $V_{IH}(DC)$ | $V_{REF} + 0.1$ | 1.575           | V    |
| DC input logic low              | $V_{IL}(DC)$ | -0.3            | $V_{REF} - 0.1$ | V    |
| Input current high <sup>1</sup> | $I_{IH}(DC)$ |                 |                 |      |
| Input current low <sup>1</sup>  | $I_{IL}(DC)$ |                 |                 |      |

1. See Table 24, page 22.

**Table 168 • LVDS25 Receiver Characteristics for MSIOD I/O Bank (Input Buffers)**

| On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|--------------------------|----------|-------|------|
|                          | -1       | -Std  |      |
| None                     | 2.554    | 3.004 | ns   |
| 100                      | 2.549    | 2.999 | ns   |

**Table 169 • LVDS25 Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

| $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |      | $T_{LZ}$ |       | Unit |
|----------|-------|----------|-------|----------|-------|----------|------|----------|-------|------|
| -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std | -1       | -Std  |      |
| 2.136    | 2.513 | 2.416    | 2.842 | 2.402    | 2.825 | 2.423    | 2.85 | 2.409    | 2.833 | ns   |

**Table 170 • LVDS25 Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)**

|                  | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|------------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|                  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| No pre-emphasis  | 1.61     | 1.893 | 1.749    | 2.058 | 1.735    | 2.041 | 1.897    | 2.231 | 1.866    | 2.195 | ns   |
| Min pre-emphasis | 1.527    | 1.796 | 1.757    | 2.067 | 1.744    | 2.052 | 1.905    | 2.241 | 1.876    | 2.207 | ns   |
| Med pre-emphasis | 1.496    | 1.76  | 1.765    | 2.077 | 1.751    | 2.06  | 1.914    | 2.252 | 1.884    | 2.216 | ns   |

**LVDS33 AC Switching Characteristics****Table 171 • LVDS33 Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

| On Die Termination (ODT) | $T_{PY}$ |       | Unit |
|--------------------------|----------|-------|------|
|                          | -1       | -Std  |      |
| None                     | 2.572    | 3.025 | ns   |
| 100                      | 2.569    | 3.023 | ns   |

**Table 172 • LVDS33 Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

| $T_{DP}$ |       | $T_{ZL}$ |      | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|----------|-------|----------|------|----------|-------|----------|-------|----------|-------|------|
| -1       | -Std  | -1       | -Std | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| 1.942    | 2.284 | 1.98     | 2.33 | 1.97     | 2.318 | 1.953    | 2.298 | 1.96     | 2.307 | ns   |

**Table 191 • M-LVDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers)**

| On-Die Termination (ODT) | T <sub>py</sub> |       | Unit |
|--------------------------|-----------------|-------|------|
|                          | -1              | -Std  |      |
| None                     | 2.495           | 2.934 | ns   |
| 100                      | 2.495           | 2.935 | ns   |

**Table 192 • M-LVDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)**

| T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> |       | T <sub>LZ</sub> |      | Unit |
|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|------|------|
| -1              | -Std  | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1              | -Std |      |
| 2.258           | 2.656 | 2.348           | 2.762 | 2.334           | 2.746 | 2.123           | 2.497 | 2.125           | 2.5  | ns   |

### 2.3.7.4 Mini-LVDS

Mini-LVDS is an unidirectional interface from the timing controller to the column drivers and is designed to the Texas Instruments Standard SLDA007A.

#### Mini-LVDS Minimum and Maximum Input and Output Levels

**Table 193 • Mini-LVDS Recommended DC Operating Conditions**

| Parameter      | Symbol           | Min   | Typ | Max   | Unit |
|----------------|------------------|-------|-----|-------|------|
| Supply voltage | V <sub>DDI</sub> | 2.375 | 2.5 | 2.625 | V    |

**Table 194 • Mini-LVDS DC Input Voltage Specification**

| Parameter        | Symbol         | Min | Max   | Unit |
|------------------|----------------|-----|-------|------|
| DC Input voltage | V <sub>I</sub> | 0   | 2.925 | V    |

**Table 195 • Mini-LVDS DC Output Voltage Specification**

| Parameter            | Symbol          | Min  | Typ   | Max  | Unit |
|----------------------|-----------------|------|-------|------|------|
| DC output logic high | V <sub>OH</sub> | 1.25 | 1.425 | 1.6  | V    |
| DC output logic low  | V <sub>OL</sub> | 0.9  | 1.075 | 1.25 | V    |

**Table 196 • Mini-LVDS DC Differential Voltage Specification**

| Parameter                         | Symbol           | Min | Max | Unit |
|-----------------------------------|------------------|-----|-----|------|
| Differential output voltage swing | V <sub>OD</sub>  | 300 | 600 | mV   |
| Output common mode voltage        | V <sub>OCM</sub> | 1   | 1.4 | V    |
| Input common mode voltage         | V <sub>ICM</sub> | 0.3 | 1.2 | V    |
| Input differential voltage        | V <sub>ID</sub>  | 100 | 600 | mV   |

**Table 197 • Mini-LVDS Minimum and Maximum AC Switching Speed**


| Parameter                              | Symbol           | Max | Unit | Conditions                                 |
|----------------------------------------|------------------|-----|------|--------------------------------------------|
| Maximum data rate (for MSIO I/O bank)  | D <sub>MAX</sub> | 520 | Mbps | AC loading: 2 pF / 100 Ω differential load |
| Maximum data rate (for MSIOD I/O bank) | D <sub>MAX</sub> | 700 | Mbps | AC loading: 2 pF / 100 Ω differential load |

### 2.3.9 DDR Module Specification

This section describes input and output DDR module and timing specifications.


#### 2.3.9.1 Input DDR Module

**Figure 10 • Input DDR Module**



### 2.3.9.2 Input DDR Timing Diagram

Figure 11 • Input DDR Timing Diagram



### 2.3.9.3 Timing Characteristics

The following table lists the input DDR propagation delays in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

Table 221 • Input DDR Propagation Delays

| Symbol          | Description                                   | Measuring Nodes<br>(from, to) | -1    | -Std  | Unit |
|-----------------|-----------------------------------------------|-------------------------------|-------|-------|------|
| $T_{DDRICKQ1}$  | Clock-to-Out Out_QR for input DDR             | B, C                          | 0.16  | 0.188 | ns   |
| $T_{DDRICKQ2}$  | Clock-to-Out Out_QF for input DDR             | B, D                          | 0.166 | 0.195 | ns   |
| $T_{DDRISUD}$   | Data setup for input DDR                      | A, B                          | 0.357 | 0.421 | ns   |
| $T_{DDRIHD}$    | Data hold for input DDR                       | A, B                          | 0     | 0     | ns   |
| $T_{DDRISUE}$   | Enable setup for input DDR                    | E, B                          | 0.46  | 0.542 | ns   |
| $T_{DDRIHE}$    | Enable hold for input DDR                     | E, B                          | 0     | 0     | ns   |
| $T_{DDRISUSLn}$ | Synchronous load setup for input DDR          | G, B                          | 0.46  | 0.542 | ns   |
| $T_{DDRIHSLn}$  | Synchronous load hold for input DDR           | G, B                          | 0     | 0     | ns   |
| $T_{DDRIAL2Q1}$ | Asynchronous load-to-out QR for input DDR     | F, C                          | 0.587 | 0.69  | ns   |
| $T_{DDRIAL2Q2}$ | Asynchronous load-to-out QF for input DDR     | F, D                          | 0.541 | 0.636 | ns   |
| $T_{DDRIREMAL}$ | Asynchronous load removal time for input DDR  | F, B                          | 0     | 0     | ns   |
| $T_{DDRIRECAL}$ | Asynchronous load recovery time for input DDR | F, B                          | 0.074 | 0.087 | ns   |

### 2.3.12.2 FPGA Fabric Micro SRAM ( $\mu$ SRAM)

The following table lists the  $\mu$ SRAM in  $64 \times 18$  mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 237 •  $\mu$ SRAM (RAM64x18) in  $64 \times 18$  Mode**

| Parameter                                                                             | Symbol          | –1     |     | –Std   |     | Unit |
|---------------------------------------------------------------------------------------|-----------------|--------|-----|--------|-----|------|
|                                                                                       |                 | Min    | Max | Min    | Max |      |
| Read clock period                                                                     | $T_{CY}$        | 4      |     | 4      |     | ns   |
| Read clock minimum pulse width high                                                   | $T_{CLKMPWH}$   | 1.8    |     | 1.8    |     | ns   |
| Read clock minimum pulse width low                                                    | $T_{CLKMPWL}$   | 1.8    |     | 1.8    |     | ns   |
| Read pipeline clock period                                                            | $T_{PLCY}$      | 4      |     | 4      |     | ns   |
| Read pipeline clock minimum pulse width high                                          | $T_{PLCLKMPWH}$ | 1.8    |     | 1.8    |     | ns   |
| Read pipeline clock minimum pulse width low                                           | $T_{PLCLKMPWL}$ | 1.8    |     | 1.8    |     | ns   |
| Read access time with pipeline register                                               | $T_{CLK2Q}$     | 0.266  |     | 0.313  |     | ns   |
| Read access time without pipeline register                                            |                 | 1.677  |     | 1.973  |     | ns   |
| Read address setup time in synchronous mode                                           | $T_{ADDRSU}$    | 0.301  |     | 0.354  |     | ns   |
| Read address setup time in asynchronous mode                                          |                 | 1.856  |     | 2.184  |     | ns   |
| Read address hold time in synchronous mode                                            | $T_{ADDRHD}$    | 0.091  |     | 0.107  |     | ns   |
| Read address hold time in asynchronous mode                                           |                 | –0.778 |     | –0.915 |     | ns   |
| Read enable setup time                                                                | $T_{RDENSU}$    | 0.278  |     | 0.327  |     | ns   |
| Read enable hold time                                                                 | $T_{RDENHD}$    | 0.057  |     | 0.067  |     | ns   |
| Read block select setup time                                                          | $T_{BLKSU}$     | 1.839  |     | 2.163  |     | ns   |
| Read block select hold time                                                           | $T_{BLKHD}$     | –0.65  |     | –0.765 |     | ns   |
| Read block select to out disable time (when pipelined register is disabled)           | $T_{BLK2Q}$     | 2.036  |     | 2.396  |     | ns   |
| Read asynchronous reset removal time (pipelined clock)                                | $T_{RSTREM}$    | –0.023 |     | –0.027 |     | ns   |
| Read asynchronous reset removal time (non-pipelined clock)                            |                 | 0.046  |     | 0.054  |     | ns   |
| Read asynchronous reset recovery time (pipelined clock)                               | $T_{RSTREC}$    | 0.507  |     | 0.597  |     | ns   |
| Read asynchronous reset recovery time (non-pipelined clock)                           |                 | 0.236  |     | 0.278  |     | ns   |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | $T_{R2Q}$       | 0.839  |     | 0.987  |     | ns   |
| Read synchronous reset setup time                                                     | $T_{SRSTSU}$    | 0.271  |     | 0.319  |     | ns   |
| Read synchronous reset hold time                                                      | $T_{SRSTHD}$    | 0.061  |     | 0.071  |     | ns   |
| Write clock period                                                                    | $T_{CCY}$       | 4      |     | 4      |     | ns   |
| Write clock minimum pulse width high                                                  | $T_{CCLKMPWH}$  | 1.8    |     | 1.8    |     | ns   |
| Write clock minimum pulse width low                                                   | $T_{CCLKMPWL}$  | 1.8    |     | 1.8    |     | ns   |
| Write block setup time                                                                | $T_{BLKCSU}$    | 0.404  |     | 0.476  |     | ns   |
| Write block hold time                                                                 | $T_{BLKCHD}$    | 0.007  |     | 0.008  |     | ns   |
| Write input data setup time                                                           | $T_{DINCSU}$    | 0.115  |     | 0.135  |     | ns   |
| Write input data hold time                                                            | $T_{DINCHD}$    | 0.15   |     | 0.177  |     | ns   |

**Table 248 • 2 Step IAP Programming (eNVM Only)**

| M2S/M2GL Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|-----------------|------------------|--------------|---------|--------|------|
| 005             | 137536           | 2            | 37      | 5      | Sec  |
| 010             | 274816           | 4            | 76      | 11     | Sec  |
| 025             | 274816           | 4            | 78      | 10     | Sec  |
| 050             | 278528           | 3            | 85      | 9      | Sec  |
| 060             | 268480           | 5            | 76      | 22     | Sec  |
| 090             | 544496           | 10           | 152     | 43     | Sec  |
| 150             | 544496           | 10           | 153     | 44     | Sec  |

**Table 249 • 2 Step IAP Programming (Fabric and eNVM)**

| M2S/M2GL Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|-----------------|------------------|--------------|---------|--------|------|
| 005             | 439296           | 6            | 56      | 11     | Sec  |
| 010             | 842688           | 11           | 100     | 21     | Sec  |
| 025             | 1497408          | 19           | 113     | 32     | Sec  |
| 050             | 2695168          | 32           | 136     | 48     | Sec  |
| 060             | 2686464          | 43           | 137     | 70     | Sec  |
| 090             | 4190208          | 68           | 236     | 115    | Sec  |
| 150             | 6682768          | 109          | 286     | 162    | Sec  |

**Table 250 • SmartFusion2 Cortex-M3 ISP Programming (Fabric Only)**

| M2S/M2GL Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|-----------------|------------------|--------------|---------|--------|------|
| 005             | 302672           | 6            | 19      | 8      | Sec  |
| 010             | 568784           | 10           | 26      | 14     | Sec  |
| 025             | 1223504          | 21           | 39      | 29     | Sec  |
| 050             | 2424832          | 39           | 60      | 50     | Sec  |
| 060             | 2418896          | 44           | 65      | 54     | Sec  |
| 090             | 3645968          | 66           | 90      | 79     | Sec  |
| 150             | 6139184          | 108          | 140     | 128    | Sec  |

**Table 251 • SmartFusion2 Cortex-M3 ISP Programming (eNVM Only)**

| M2S/M2GL Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|-----------------|------------------|--------------|---------|--------|------|
| 005             | 137536           | 3            | 42      | 4      | Sec  |
| 010             | 274816           | 4            | 82      | 7      | Sec  |
| 025             | 274816           | 4            | 82      | 8      | Sec  |
| 050             | 278528           | 4            | 80      | 8      | Sec  |
| 060             | 268480           | 6            | 80      | 8      | Sec  |
| 090             | 544496           | 10           | 157     | 15     | Sec  |

**Table 276 • Cryptographic Block Characteristics (continued)**

| Service                  | Conditions | Timing | Unit |
|--------------------------|------------|--------|------|
| SHA256                   | 512 bits   | 540    | kbps |
|                          | 1024 bits  | 780    | kbps |
|                          | 2048 bits  | 950    | kbps |
|                          | 24 kbits   | 1140   | kbps |
| HMAC                     | 512 bytes  | 820    | kbps |
|                          | 1024 bytes | 890    | kbps |
|                          | 2048 bytes | 930    | kbps |
|                          | 24 kbytes  | 980    | kbps |
| KeyTree                  |            | 1.8    | ms   |
| Challenge-response       | PUF = OFF  | 25     | ms   |
|                          | PUF = ON   | 7      | ms   |
| ECC point multiplication |            | 590    | ms   |
| ECC point addition       |            | 8      | ms   |


1. Using cypher block chaining (CBC) mode.

## 2.3.19 Crystal Oscillator

The following table describes the electrical characteristics of the crystal oscillator in the IGLOO2 FPGA and SmartFusion2 SoC FPGAs.

**Table 277 • Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz)**

| Parameter                                   | Symbol     | Min                 | Typ   | Max                 | Unit | Condition                                |
|---------------------------------------------|------------|---------------------|-------|---------------------|------|------------------------------------------|
| Operating frequency                         | FXTAL      |                     | 20    |                     | MHz  |                                          |
| Accuracy                                    | ACCXTAL    |                     |       | 0.0047              | %    | 005, 010, 025, 050, 060, and 090 devices |
|                                             |            |                     |       | 0.0058              | %    | 150 devices                              |
| Output duty cycle                           | CYCXTAL    |                     | 49–51 | 47–53               | %    |                                          |
| Output period jitter (peak to peak)         | JITPERXTAL |                     | 200   | 300                 | ps   |                                          |
| Output cycle to cycle jitter (peak to peak) | JITCYCXTAL |                     | 200   | 300                 | ps   | 010, 025, 050, and 060 devices           |
|                                             |            |                     | 250   | 410                 | ps   | 150 devices                              |
|                                             |            |                     | 250   | 550                 | ps   | 005 and 090 devices                      |
| Operating current                           | IDYNXTAL   |                     | 1.5   |                     | mA   | 010, 050, and 060 devices                |
|                                             |            |                     | 1.65  |                     | mA   | 005, 025, 090, and 150 devices           |
| Input logic level high                      | VIHXTAL    | 0.9 V <sub>PP</sub> |       |                     | V    |                                          |
| Input logic level low                       | VILXTAL    |                     |       | 0.1 V <sub>PP</sub> | V    |                                          |

**Figure 20 • DEVRST\_N to Functional Timing Diagram for IGLOO2**

### 2.3.27 Flash\*Freeze Timing Characteristics

The following table lists the Flash\*Freeze entry and exit times in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 293 • Flash\*Freeze Entry and Exit Times**

| Parameter                                  | Symbol    | Entry/Exit Timing<br>FCLK = 100MHz     |     | Entry/Exit<br>Timing<br>FCLK = 3 MHz |  | Unit          | Conditions                                                                          |
|--------------------------------------------|-----------|----------------------------------------|-----|--------------------------------------|--|---------------|-------------------------------------------------------------------------------------|
|                                            |           | 005, 010, 025,<br>060, 090, and<br>150 | 050 | All Devices                          |  |               |                                                                                     |
| Entry time                                 | TFF_ENTRY | 160                                    | 150 | 320                                  |  | $\mu\text{s}$ | eNVM and MSS/HPMS PLL = ON                                                          |
|                                            |           | 215                                    | 200 | 430                                  |  | $\mu\text{s}$ | eNVM and MSS/HPMS PLL= OFF                                                          |
| Exit time with respect to the MSS PLL Lock | TFF_EXIT  | 100                                    | 100 | 140                                  |  | $\mu\text{s}$ | eNVM and MSS/HPMS PLL = ON during F*F                                               |
|                                            |           | 136                                    | 120 | 190                                  |  | $\mu\text{s}$ | eNVM = ON and MSS/HPMS PLL = OFF during F*F and MSS/HPMS PLL turned back on at exit |
|                                            |           | 200                                    | 200 | 285                                  |  | $\mu\text{s}$ | eNVM and MSS/HPMS PLL = OFF during F*F and both are turned back on at exit          |
|                                            |           | 200                                    | 200 | 285                                  |  | $\mu\text{s}$ | eNVM = OFF and MSS/HPMS PLL = ON during F*F and eNVM turned back on at exit         |

**Table 310 • SPI Characteristics for All Devices (continued)**

| Symbol                                                                   | Description                                                                      | Min                         | Typ   | Max | Unit | Conditions                                                                                                         |
|--------------------------------------------------------------------------|----------------------------------------------------------------------------------|-----------------------------|-------|-----|------|--------------------------------------------------------------------------------------------------------------------|
| sp2                                                                      | SPI_[0 1]_CLK minimum pulse width high                                           |                             |       |     |      |                                                                                                                    |
|                                                                          | SPI_[0 1]_CLK = PCLK/2                                                           | 6                           |       |     | ns   |                                                                                                                    |
|                                                                          | SPI_[0 1]_CLK = PCLK/4                                                           | 12.05                       |       |     | ns   |                                                                                                                    |
|                                                                          | SPI_[0 1]_CLK = PCLK/8                                                           | 24.1                        |       |     | ns   |                                                                                                                    |
|                                                                          | SPI_[0 1]_CLK = PCLK/16                                                          | 0.05                        |       |     | μs   |                                                                                                                    |
|                                                                          | SPI_[0 1]_CLK = PCLK/32                                                          | 0.095                       |       |     | μs   |                                                                                                                    |
|                                                                          | SPI_[0 1]_CLK = PCLK/64                                                          | 0.195                       |       |     | μs   |                                                                                                                    |
|                                                                          | SPI_[0 1]_CLK = PCLK/128                                                         | 0.385                       |       |     | μs   |                                                                                                                    |
| sp3                                                                      | SPI_[0 1]_CLK minimum pulse width low                                            |                             |       |     |      |                                                                                                                    |
|                                                                          | SPI_[0 1]_CLK = PCLK/2                                                           | 6                           |       |     | ns   |                                                                                                                    |
|                                                                          | SPI_[0 1]_CLK = PCLK/4                                                           | 12.05                       |       |     | ns   |                                                                                                                    |
|                                                                          | SPI_[0 1]_CLK = PCLK/8                                                           | 24.1                        |       |     | ns   |                                                                                                                    |
|                                                                          | SPI_[0 1]_CLK = PCLK/16                                                          | 0.05                        |       |     | μs   |                                                                                                                    |
|                                                                          | SPI_[0 1]_CLK = PCLK/32                                                          | 0.095                       |       |     | μs   |                                                                                                                    |
|                                                                          | SPI_[0 1]_CLK = PCLK/64                                                          | 0.195                       |       |     | μs   |                                                                                                                    |
|                                                                          | SPI_[0 1]_CLK = PCLK/128                                                         | 0.385                       |       |     | μs   |                                                                                                                    |
| sp4                                                                      | SPI_[0 1]_CLK,<br>SPI_[0 1]_DO, SPI_[0 1]_SS<br>rise time (10%–90%) <sup>1</sup> |                             | 2.77  |     | ns   | I/O Configuration:<br>LVCMOS 2.5 V -<br>8 mA<br>AC loading: 35 pF<br>test conditions:<br>Typical voltage,<br>25 °C |
| sp5                                                                      | SPI_[0 1]_CLK,<br>SPI_[0 1]_DO, SPI_[0 1]_SS<br>fall time (10%–90%) <sup>1</sup> |                             | 2.906 |     | ns   | I/O Configuration:<br>LVCMOS 2.5 V -<br>8 mA<br>AC loading: 35 pF<br>test conditions:<br>Typical voltage,<br>25 °C |
| SPI master configuration (applicable for 005, 010, 025, and 050 devices) |                                                                                  |                             |       |     |      |                                                                                                                    |
| sp6m                                                                     | SPI_[0 1]_DO setup time <sup>2</sup>                                             | (SPI_x_CLK_period/2) – 8.0  |       |     | ns   |                                                                                                                    |
| sp7m                                                                     | SPI_[0 1]_DO hold time <sup>2</sup>                                              | (SPI_x_CLK_period/2) – 2.5  |       |     | ns   |                                                                                                                    |
| sp8m                                                                     | SPI_[0 1]_DI setup time <sup>2</sup>                                             | 12                          |       |     | ns   |                                                                                                                    |
| sp9m                                                                     | SPI_[0 1]_DI hold time <sup>2</sup>                                              | 2.5                         |       |     | ns   |                                                                                                                    |
| SPI slave configuration (applicable for 005, 010, 025, and 050 devices)  |                                                                                  |                             |       |     |      |                                                                                                                    |
| sp6s                                                                     | SPI_[0 1]_DO setup time <sup>2</sup>                                             | (SPI_x_CLK_period/2) – 17.0 |       |     | ns   |                                                                                                                    |
| sp7s                                                                     | SPI_[0 1]_DO hold time <sup>2</sup>                                              | (SPI_x_CLK_period/2) + 3.0  |       |     | ns   |                                                                                                                    |
| sp8s                                                                     | SPI_[0 1]_DI setup time <sup>2</sup>                                             | 2                           |       |     | ns   |                                                                                                                    |
| sp9s                                                                     | SPI_[0 1]_DI hold time <sup>2</sup>                                              | 7                           |       |     | ns   |                                                                                                                    |