

Welcome to [E-XFL.COM](#)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

|                                |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | -   |
| Number of Logic Elements/Cells | 56520   |
| Total RAM Bits                 | 1869824   |
| Number of I/O                  | 387   |
| Number of Gates                | -   |
| Voltage - Supply               | 1.14V ~ 2.625V  |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 676-BGA   |
| Supplier Device Package        | 676-FBGA (27x27)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m2gl060-1fgg676">https://www.e-xfl.com/product-detail/microchip-technology/m2gl060-1fgg676</a> |

# Contents

---

|  |          |
|--|----------|
| <b>1 Revision History .....</b>  | <b>1</b> |
| 1.1 Revision 11.0 .....  | 1        |
| 1.2 Revision 10.0 .....  | 1        |
| 1.3 Revision 9.0 .....   | 1        |
| 1.4 Revision 8.0 .....   | 2        |
| 1.5 Revision 7.0 .....   | 2        |
| 1.6 Revision 6.0 .....   | 2        |
| 1.7 Revision 5.0 .....   | 2        |
| 1.8 Revision 4.0 .....   | 2        |
| 1.9 Revision 3.0 .....   | 3        |
| 1.10 Revision 2.0 .....  | 3        |
| 1.11 Revision 1.0 .....  | 3        |
| <b>2 IGLOO2 FPGA and SmartFusion2 SoC FPGA .....</b>                       | <b>4</b> |
| 2.1 Device Status .....  | 4        |
| 2.2 References .....   | 5        |
| 2.3 Electrical Specifications .....  | 5        |
| 2.3.1 Operating Conditions .....   | 5        |
| 2.3.2 Power Consumption .....  | 12       |
| 2.3.3 Average Fabric Temperature and Voltage Derating Factors .....        | 14       |
| 2.3.4 Timing Model .....   | 15       |
| 2.3.5 User I/O Characteristics .....                                       | 17       |
| 2.3.6 Logic Element Specifications .....                                   | 75       |
| 2.3.7 Global Resource Characteristics .....                                | 78       |
| 2.3.8 FPGA Fabric SRAM .....   | 79       |
| 2.3.9 Programming Times .....  | 94       |
| 2.3.10 Math Block Timing Characteristics .....                             | 103      |
| 2.3.11 Embedded NVM (eNVM) Characteristics .....                           | 104      |
| 2.3.12 SRAM PUF .....  | 105      |
| 2.3.13 Non-Deterministic Random Bit Generator (NRBG) Characteristics ..... | 106      |
| 2.3.14 Cryptographic Block Characteristics .....                           | 106      |
| 2.3.15 Crystal Oscillator .....  | 107      |
| 2.3.16 On-Chip Oscillator .....  | 109      |
| 2.3.17 Clock Conditioning Circuits (CCC) .....                             | 110      |
| 2.3.18 JTAG .....  | 112      |
| 2.3.19 System Controller SPI Characteristics .....                         | 113      |
| 2.3.20 Power-up to Functional Times .....                                  | 114      |
| 2.3.21 DEVRST_N Characteristics .....                                      | 116      |
| 2.3.22 DEVRST_N to Functional Times .....                                  | 116      |
| 2.3.23 Flash*Freeze Timing Characteristics .....                           | 119      |
| 2.3.24 DDR Memory Interface Characteristics .....                          | 120      |
| 2.3.25 SFP Transceiver Characteristics .....                               | 120      |
| 2.3.26 SerDes Electrical and Timing AC and DC Characteristics .....        | 121      |
| 2.3.27 SmartFusion2 Specifications .....                                   | 123      |
| 2.3.28 CAN Controller Characteristics .....                                | 128      |
| 2.3.29 USB Characteristics .....   | 128      |
| 2.3.30 MMUART Characteristics .....  | 129      |
| 2.3.31 IGLOO2 Specifications .....   | 129      |

# 1 Revision History

---

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

## 1.1 Revision 11.0

The following is a summary of the changes in revision 11.0 of this document.

- Updated [Table 24](#), page 22 with minimum and maximum values for input current low and high (SAR 73114 and 80314).
- Added [Non-Deterministic Random Bit Generator \(NRBG\) Characteristics](#), page 106 (SAR 73114 and 79517).
- Added 060 device in [Table 282](#), page 110 (SAR 79860).
- Added [DEVRST\\_N to Functional Times](#), page 116 (SAR 73114).
- Added [Cryptographic Block Characteristics](#), page 106 (SAR 73114 and 79516).
- Update [Table 296](#), page 121 with VTX-AMP details (SAR 81756).
- Update note in [Table 297](#), page 122 (SAR 74570 and 80677).
- Update [Table 298](#), page 122 with generic EPICS details (SAR 75307).
- Added [Table 308](#), page 129 (SAR 50424).

## 1.2 Revision 10.0

The following is a summary of the changes in revision 10.0 of this document.

- The Surge Current on VDD during DEVRST\_B Assertion and Surge Current on VDD during Digest Check using System Services tables were deleted and added reference to [AC393: Board Design Guidelines for SmartFusion2 SoC and IGLOO2 FPGAs Application Note](#). (SAR 76865 and 76623).
- Added 060 device in [Table 4](#), page 6 (SAR 76383).
- Updated [Table 24](#), page 22 for ramp time input (SAR 72103).
- Added 060 device details in [Table 284](#), page 112 (SAR 74927).
- Updated [Table 290](#), page 116 for name change (SAR 74925).
- Updated [Table 283](#), page 111 for 060 FG676 Package details (SAR 78849).
- Updated [Table 305](#), page 126 for SmartFusion2 and [Table 310](#), page 129 for IGLOO2 for SPI timing and Fmax (SAR 56645, 75331).
- Updated [Table 293](#), page 119 for Flash\*Freeze entry and exit times (SAR 75329, 75330).
- Updated [Table 297](#), page 122 for RX-CID information (SAR 78271).
- Added [Table 8](#), page 8 and [Figure 1](#), page 9 (SAR 78932).
- Updated [Table 223](#), page 76 for timing characteristics and [Table 224](#), page 77(SAR 75998).
- Added [SRAM PUF](#), page 105 (SAR 64406).
- Added a footnote on digest cycle in [Table 5](#), page 7 (SAR 79812).

## 1.3 Revision 9.0

The following is a summary of the changes in revision 9.0 of this document.

- Added a note in [Table 5](#), page 7 (SAR 71506).
- Added a note in [Table 6](#), page 8 (SAR 74616).
- Added a note in [Figure 3](#), page 17 (SAR 71506).
- Updated Quiescent Supply Current for 060 in [Table 11](#), page 12 and [Table 12](#), page 13 (SAR 74483).
- Updated programming currents for 060 in [Table 13](#), page 13, [Table 14](#), page 13, and [Table 15](#), page 14.
- Added DEVRST\_B assertion tables (SAR 74708).
- Updated I/O speeds for LVDS 3.3 V in [Table 18](#), page 19 and [Table 21](#), page 20 (SAR 69829).
- Updated [Table 24](#), page 22 (SAR 69418).
- Updated [Table 25](#), page 22, [Table 26](#), page 23, [Table 27](#), page 23 (SAR 74570).
- Updated all AC/DC table to link to the [Input Capacitance, Leakage Current, and Ramp Time](#), page 22 for reference (SAR 69418).

**Table 17 • Timing Model Parameters (continued)**

| Index | Symbol             | Description   | -1    | Unit | For More Information   |
|-------|--------------------|---|-------|------|------------------------|
| F     | T <sub>DP</sub>    | Propagation delay of an OR gate   | 0.179 | ns   | See Table 223, page 76 |
| G     | T <sub>DP</sub>    | Propagation delay of an LVDS transmitter  | 2.136 | ns   | See Table 169, page 57 |
| H     | T <sub>DP</sub>    | Propagation delay of a three-input XOR Gate   | 0.241 | ns   | See Table 223, page 76 |
| I     | T <sub>DP</sub>    | Propagation delay of LVCMOS 2.5 V transmitter, drive strength of 16 mA on the MSIO bank             | 2.412 | ns   | See Table 46, page 27  |
| J     | T <sub>DP</sub>    | Propagation delay of a two-input NAND gate  | 0.179 | ns   | See Table 223, page 76 |
| K     | T <sub>DP</sub>    | Propagation delay of LVCMOS 2.5 V transmitter, drive strength of 8 mA on the MSIO bank              | 2.309 | ns   | See Table 46, page 27  |
| L     | T <sub>CLKQ</sub>  | Clock-to-Q of the data register   | 0.108 | ns   | See Table 224, page 77 |
|       | T <sub>SUD</sub>   | Setup time of the data register   | 0.254 | ns   | See Table 224, page 77 |
| M     | T <sub>DP</sub>    | Propagation delay of a two-input AND gate   | 0.179 | ns   | See Table 223, page 76 |
| N     | T <sub>OCLKQ</sub> | Clock-to-Q of the output data register  | 0.263 | ns   | See Table 220, page 69 |
|       | T <sub>OSUD</sub>  | Setup time of the output data register  | 0.19  | ns   | See Table 220, page 69 |
| O     | T <sub>DP</sub>    | Propagation delay of SSTL2, Class I transmitter on the MSIO bank                                    | 2.055 | ns   | See Table 114, page 45 |
| P     | T <sub>DP</sub>    | Propagation delay of LVCMOS 1.5 V transmitter, drive strength of 12 mA, fast slew on the DDRIO bank | 3.316 | ns   | See Table 70, page 34  |

**AC Switching Characteristics**Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 1.425\text{ V}$ **Table 67 • LVC MOS 1.5 V Receiver Characteristics for DDRIO I/O Bank with Fixed Codes (Input Buffers)**

| On-Die Termination<br>(ODT) | T <sub>PY</sub> |       | T <sub>PYS</sub> |       | Unit |
|-----------------------------|-----------------|-------|------------------|-------|------|
|                             | -1              | -Std  | -1               | -Std  |      |
| None                        | 2.051           | 2.413 | 2.086            | 2.455 | ns   |

**Table 68 • LVC MOS 1.5 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

| On-Die Termination<br>(ODT) | T <sub>PY</sub> |       | T <sub>PYS</sub> |       | Unit |
|-----------------------------|-----------------|-------|------------------|-------|------|
|                             | -1              | -Std  | -1               | -Std  |      |
| None                        | 3.311           | 3.896 | 3.285            | 3.865 | ns   |
| 50                          | 3.654           | 4.299 | 3.623            | 4.263 | ns   |
| 75                          | 3.533           | 4.156 | 3.501            | 4.119 | ns   |
| 150                         | 3.415           | 4.018 | 3.388            | 3.986 | ns   |

**Table 69 • LVC MOS 1.5 V Receiver Characteristics for MSIOD I/O Bank (Input Buffers)**

| On-Die Termination<br>(ODT) | T <sub>PY</sub> |       | T <sub>PYS</sub> |       | Unit |
|-----------------------------|-----------------|-------|------------------|-------|------|
|                             | -1              | -Std  | -1               | -Std  |      |
| None                        | 2.959           | 3.481 | 2.93             | 3.447 | ns   |
| 50                          | 3.298           | 3.88  | 3.268            | 3.845 | ns   |
| 75                          | 3.162           | 3.719 | 3.128            | 3.68  | ns   |
| 150                         | 3.053           | 3.592 | 3.021            | 3.554 | ns   |

**Table 70 • LVC MOS 1.5 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

| Output<br>Drive<br>Selection | Slew<br>Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------------|-----------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
|                              |                 | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std  | -1                           | -Std  |      |
| 2 mA                         | Slow            | 5.122           | 6.026 | 4.31            | 5.07  | 5.145           | 6.052 | 5.258                        | 6.186 | 4.672                        | 5.496 | ns   |
|                              | Medium          | 4.58            | 5.389 | 3.86            | 4.54  | 4.6             | 5.411 | 4.977                        | 5.855 | 4.357                        | 5.126 | ns   |
|                              | Medium fast     | 4.323           | 5.086 | 3.629           | 4.269 | 4.341           | 5.107 | 4.804                        | 5.652 | 4.228                        | 4.974 | ns   |
|                              | Fast            | 4.296           | 5.054 | 3.609           | 4.245 | 4.314           | 5.075 | 4.791                        | 5.636 | 4.219                        | 4.963 | ns   |
| 4 mA                         | Slow            | 4.449           | 5.235 | 3.707           | 4.361 | 4.443           | 5.227 | 6.058                        | 7.127 | 5.458                        | 6.421 | ns   |
|                              | Medium          | 3.961           | 4.66  | 3.264           | 3.839 | 3.954           | 4.651 | 5.778                        | 6.797 | 5.116                        | 6.018 | ns   |
|                              | Medium fast     | 3.729           | 4.387 | 3.043           | 3.579 | 3.72            | 4.376 | 5.63                         | 6.624 | 4.981                        | 5.86  | ns   |
|                              | Fast            | 3.704           | 4.358 | 3.027           | 3.56  | 3.695           | 4.347 | 5.624                        | 6.617 | 4.973                        | 5.851 | ns   |

**Table 112 • SSTL2 Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

|                     | On-Die<br>Termination (ODT) | T <sub>PY</sub> |       |    | Unit |
|---------------------|-----------------------------|-----------------|-------|----|------|
|                     |                             | -1              | -Std  |    |      |
| Pseudo differential | None                        | 2.798           | 3.293 | ns |      |
| True differential   | None                        | 2.733           | 3.215 | ns |      |

**Table 113 • DDR1/SSTL2 Receiver Characteristics for MSIOD I/O Bank (Input Buffers)**

|                     | On-Die<br>Termination (ODT) | T <sub>PY</sub> |       |    | Unit |
|---------------------|-----------------------------|-----------------|-------|----|------|
|                     |                             | -1              | -Std  |    |      |
| Pseudo differential | None                        | 2.476           | 2.913 | ns |      |
| True differential   | None                        | 2.475           | 2.911 | ns |      |

**Table 114 • SSTL2 Class I Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

|              | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> |       | T <sub>LZ</sub> |       | Unit |
|--------------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|------|
|              | -1              | -Std  |      |
| Single-ended | 2.26            | 2.66  | 1.99            | 2.341 | 1.985           | 2.335 | 2.135           | 2.512 | 2.13            | 2.505 | ns   |
| Differential | 2.26            | 2.658 | 2.202           | 2.591 | 2.201           | 2.589 | 2.393           | 2.815 | 2.392           | 2.814 | ns   |

**Table 115 • DDR1/SSTL2 Class I Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

|              | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> |       | T <sub>LZ</sub> |       | Unit |
|--------------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|------|
|              | -1              | -Std  |      |
| Single-ended | 2.055           | 2.417 | 2.037           | 2.396 | 2.03            | 2.388 | 2.068           | 2.433 | 2.061           | 2.425 | ns   |
| Differential | 2.192           | 2.58  | 2.434           | 2.864 | 2.425           | 2.852 | 2.164           | 2.545 | 2.156           | 2.536 | ns   |

**Table 116 • DDR1/SSTL2 Class I Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)**

|              | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> |       | T <sub>LZ</sub> |       | Unit |
|--------------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|------|
|              | -1              | -Std  |      |
| Single-ended | 1.512           | 1.779 | 1.462           | 1.72  | 1.462           | 1.72  | 1.676           | 1.972 | 1.676           | 1.971 | ns   |
| Differential | 1.676           | 1.971 | 1.774           | 2.087 | 1.766           | 2.077 | 1.854           | 2.181 | 1.845           | 2.171 | ns   |

**Table 117 • DDR1/SSTL2 Class II Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

|              | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> |       | T <sub>LZ</sub> |       | Unit |
|--------------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|------|
|              | -1              | -Std  |      |
| Single-ended | 2.122           | 2.497 | 1.906           | 2.243 | 1.902           | 2.237 | 2.061           | 2.424 | 2.056           | 2.418 | ns   |
| Differential | 2.127           | 2.501 | 2.042           | 2.402 | 2.043           | 2.403 | 2.363           | 2.78  | 2.365           | 2.781 | ns   |

**Table 122 • SSTL18 DC Differential Voltage Specification**

| Parameter                     | Symbol        | Min | Unit |
|-------------------------------|---------------|-----|------|
| DC input differential voltage | $V_{ID}$ (DC) | 0.3 | V    |

**Table 123 • SSTL18 AC Differential Voltage Specifications (Applicable to DDRIO Bank Only)**

| Parameter                           | Symbol          | Min                          | Max                          | Unit |
|-------------------------------------|-----------------|------------------------------|------------------------------|------|
| AC input differential voltage       | $V_{DIFF}$ (AC) | 0.5                          |                              | V    |
| AC differential cross point voltage | $V_x$ (AC)      | $0.5 \times V_{DDI} - 0.175$ | $0.5 \times V_{DDI} + 0.175$ | V    |

**Table 124 • SSTL18 Minimum and Maximum AC Switching Speed (Applicable to DDRIO Bank Only)**

| Parameter                              | Symbol    | Max | Unit | Conditions                          |
|--|-----------|-----|------|-------------------------------------|
| Maximum data rate (for DDRIO I/O bank) | $D_{MAX}$ | 667 | Mbps | AC loading: per JEDEC specification |

**Table 125 • SSTL18 AC Impedance Specifications (Applicable to DDRIO Bank Only)**

| Parameter   | Symbol    | Typ         | Unit     | Conditions                        |
|---|-----------|-------------|----------|-----------------------------------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | $R_{REF}$ | 20, 42      | $\Omega$ | Reference resistor = 150 $\Omega$ |
| Effective impedance value (ODT)                                   | $R_{TT}$  | 50, 75, 150 | $\Omega$ | Reference resistor = 150 $\Omega$ |

**Table 126 • SSTL18 AC Test Parameter Specifications (Applicable to DDRIO Bank Only)**

| Parameter  | Symbol      | Typ | Unit     |
|--|-------------|-----|----------|
| Measuring/trip point for data path   | $V_{TRIP}$  | 0.9 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$   | 2K  | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$   | 5   | pF       |
| Reference resistance for data test path for SSTL18 Class I ( $T_{DP}$ )          | $RTT\_TEST$ | 50  | $\Omega$ |
| Reference resistance for data test path for SSTL18 Class II ( $T_{DP}$ )         | $RTT\_TEST$ | 25  | $\Omega$ |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$  | 5   | pF       |

**AC Switching Characteristics**Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14$  V,  $V_{DDI} = 1.71$  V**Table 127 • DDR2/SSTL18 Receiver Characteristics for DDRIO I/O Bank with Fixed Code**

| On-Die Termination (ODT) | $T_{PY}$ |       |      |
|--------------------------|----------|-------|------|
|                          | -1       | -Std  | Unit |
| Pseudo differential None | 1.567    | 1.844 | ns   |
| True differential None   | 1.588    | 1.869 | ns   |

**Table 136 • SSTL15 AC Test Parameter Specifications (for DDRIO I/O Bank Only)**

| Parameter  | Symbol     | Typ  | Unit     |
|--|------------|------|----------|
| Measuring/trip point for data path   | $V_{TRIP}$ | 0.75 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K   | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5    | pF       |
| Reference resistance for data test path for SSTL15 Class I ( $T_{DP}$ )          | RTT_TEST   | 50   | $\Omega$ |
| Reference resistance for data test path for SSTL15 Class II ( $T_{DP}$ )         | RTT_TEST   | 25   | $\Omega$ |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$ | 5    | pF       |

**AC Switching Characteristics**Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 1.425\text{ V}$ **Table 137 • DDR3/SSTL15 Receiver Characteristics for DDRIO I/O Bank – with Calibration Only**

|                          |      | $T_{PY}$ |       |      |
|--------------------------|------|----------|-------|------|
| On-Die Termination (ODT) |      | -1       | -Std  | Unit |
| Pseudo differential      | None | 1.605    | 1.888 | ns   |
|                          | 20   | 1.616    | 1.901 | ns   |
|                          | 30   | 1.613    | 1.897 | ns   |
|                          | 40   | 1.611    | 1.895 | ns   |
|                          | 60   | 1.609    | 1.893 | ns   |
|                          | 120  | 1.607    | 1.89  | ns   |
| True differential        | None | 1.623    | 1.91  | ns   |
|                          | 20   | 1.637    | 1.926 | ns   |
|                          | 30   | 1.63     | 1.918 | ns   |
|                          | 40   | 1.626    | 1.914 | ns   |
|                          | 60   | 1.622    | 1.91  | ns   |
|                          | 120  | 1.619    | 1.905 | ns   |

**Table 138 • DDR3/SSTL15 Transmitter Characteristics (Output and Tristate Buffers)**

|   | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|---|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|   | -1       | -Std  |      |
| <b>DDR3 Reduced Drive/SSTL15 Class I (for DDRIO I/O Bank)</b> |          |       |          |       |          |       |          |       |          |       |      |
| Single-ended  | 2.533    | 2.98  | 2.522    | 2.967 | 2.523    | 2.968 | 2.427    | 2.855 | 2.428    | 2.856 | ns   |
| Differential  | 2.555    | 3.005 | 3.073    | 3.615 | 3.073    | 3.615 | 2.416    | 2.843 | 2.416    | 2.843 | ns   |
| <b>DDR3 Full Drive/SSTL15 Class II (for DDRIO I/O Bank)</b>   |          |       |          |       |          |       |          |       |          |       |      |
| Single-ended  | 2.53     | 2.977 | 2.514    | 2.958 | 2.516    | 2.96  | 2.422    | 2.849 | 2.425    | 2.852 | ns   |
| Differential  | 2.552    | 3.002 | 2.591    | 3.048 | 2.59     | 3.047 | 2.882    | 3.391 | 2.881    | 3.39  | ns   |

**Table 156 • LPDDR-LVCMOS 1.8 V AC Test Parameter Specifications**

| Parameter   | Symbol            | Typ | Unit |
|---|-------------------|-----|------|
| Measuring/trip point for data path  | V <sub>TRIP</sub> | 0.9 | V    |
| Resistance for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )         | R <sub>ENT</sub>  | 2K  | Ω    |
| Capacitive loading for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> ) | C <sub>ENT</sub>  | 5   | pF   |
| Capacitive loading for data path (T <sub>DP</sub> )   | C <sub>LOAD</sub> | 5   | pF   |

**Table 157 • LPDDR-LVCMOS 1.8 V Mode Transmitter Drive Strength Specification for DDRIO Bank**

| Output Drive Selection | V <sub>OH</sub> (V)<br>Min | V <sub>OL</sub> (V)<br>Max | I <sub>OH</sub> (at V <sub>OH</sub> ) mA | I <sub>OL</sub> (at V <sub>OL</sub> ) mA |
|------------------------|----------------------------|----------------------------|--|--|
| 2 mA                   | V <sub>DDI</sub> – 0.45    | 0.45                       | 2  | 2  |
| 4 mA                   | V <sub>DDI</sub> – 0.45    | 0.45                       | 4  | 4  |
| 6 mA                   | V <sub>DDI</sub> – 0.45    | 0.45                       | 6  | 6  |
| 8 mA                   | V <sub>DDI</sub> – 0.45    | 0.45                       | 8  | 8  |
| 10 mA                  | V <sub>DDI</sub> – 0.45    | 0.45                       | 10                                       | 10                                       |
| 12 mA                  | V <sub>DDI</sub> – 0.45    | 0.45                       | 12                                       | 12                                       |
| 16 mA <sup>1</sup>     | V <sub>DDI</sub> – 0.45    | 0.45                       | 16                                       | 16                                       |

1. 16 mA Drive Strengths, All SLEWS, meet LPDDR JEDEC electrical compliance.

**Table 158 • LPDDR-LVCMOS 1.8V AC Switching Characteristics for Receiver (for DDRIO I/O Bank with Fixed Code - Input Buffers)**

| ODT (On Die Termination) | -1    | -Std  | -1    | -Std | Unit |
|--------------------------|-------|-------|-------|------|------|
| None                     | 1.968 | 2.315 | 2.099 | 2.47 | ns   |

**Table 159 • LPDDR-LVCMOS 1.8 V AC Switching Characteristics for Transmitter for DDRIO I/O Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
|                        |              | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std  | -1                           | -Std  |      |
| 2 mA                   | slow         | 4.234           | 4.981 | 3.646           | 4.29  | 4.245           | 4.995 | 4.908                        | 5.774 | 4.434                        | 5.216 | ns   |
|                        | medium       | 3.824           | 4.498 | 3.282           | 3.861 | 3.834           | 4.511 | 4.625                        | 5.441 | 4.116                        | 4.843 | ns   |
|                        | medium_fast  | 3.627           | 4.267 | 3.111           | 3.66  | 3.637           | 4.279 | 4.481                        | 5.272 | 3.984                        | 4.687 | ns   |
|                        | fast         | 3.605           | 4.241 | 3.097           | 3.644 | 3.615           | 4.253 | 4.472                        | 5.262 | 3.973                        | 4.674 | ns   |
| 4 mA                   | slow         | 3.923           | 4.615 | 3.314           | 3.9   | 3.918           | 4.61  | 5.403                        | 6.356 | 4.894                        | 5.757 | ns   |
|                        | medium       | 3.518           | 4.138 | 2.961           | 3.484 | 3.515           | 4.135 | 5.121                        | 6.025 | 4.561                        | 5.366 | ns   |
|                        | medium_fast  | 3.321           | 3.907 | 2.783           | 3.275 | 3.317           | 3.903 | 4.966                        | 5.843 | 4.426                        | 5.206 | ns   |
|                        | fast         | 3.301           | 3.883 | 2.77            | 3.259 | 3.296           | 3.878 | 4.957                        | 5.831 | 4.417                        | 5.196 | ns   |
| 6 mA                   | slow         | 3.71            | 4.364 | 3.104           | 3.652 | 3.702           | 4.355 | 5.62                         | 6.612 | 5.08                         | 5.977 | ns   |
|                        | medium       | 3.333           | 3.921 | 2.779           | 3.27  | 3.325           | 3.913 | 5.346                        | 6.289 | 4.777                        | 5.62  | ns   |
|                        | medium_fast  | 3.155           | 3.712 | 2.62            | 3.083 | 3.146           | 3.702 | 5.21                         | 6.13  | 4.657                        | 5.479 | ns   |
|                        | fast         | 3.134           | 3.688 | 2.608           | 3.068 | 3.125           | 3.677 | 5.202                        | 6.12  | 4.648                        | 5.468 | ns   |
| 8 mA                   | slow         | 3.619           | 4.258 | 3.007           | 3.538 | 3.607           | 4.244 | 5.815                        | 6.841 | 5.249                        | 6.175 | ns   |

**Table 159 • LPDDR-LVCMOS 1.8 V AC Switching Characteristics for Transmitter for DDRIO I/O Bank (Output and Tristate Buffers) (continued)**

|             |             |       |       |       |       |       |       |       |       |       |       |    |
|-------------|-------------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|----|
| medium      | 3.246       | 3.819 | 2.686 | 3.16  | 3.236 | 3.807 | 5.542 | 6.52  | 4.936 | 5.807 | ns    |    |
| medium_fast | 3.066       | 3.607 | 2.525 | 2.971 | 3.054 | 3.593 | 5.405 | 6.359 | 4.811 | 5.66  | ns    |    |
| fast        | 3.046       | 3.584 | 2.513 | 2.957 | 3.034 | 3.57  | 5.401 | 6.353 | 4.803 | 5.651 | ns    |    |
| 10 mA       | slow        | 3.498 | 4.115 | 2.878 | 3.386 | 3.481 | 4.096 | 6.046 | 7.113 | 5.444 | 6.404 | ns |
|             | medium      | 3.138 | 3.692 | 2.569 | 3.023 | 3.126 | 3.678 | 5.782 | 6.803 | 5.129 | 6.034 | ns |
|             | medium_fast | 2.966 | 3.489 | 2.414 | 2.841 | 2.951 | 3.472 | 5.666 | 6.665 | 5.013 | 5.897 | ns |
|             | fast        | 2.945 | 3.464 | 2.401 | 2.826 | 2.93  | 3.448 | 5.659 | 6.658 | 5.003 | 5.886 | ns |
| 12 mA       | slow        | 3.417 | 4.02  | 2.807 | 3.303 | 3.401 | 4.002 | 6.083 | 7.156 | 5.464 | 6.428 | ns |
|             | medium      | 3.076 | 3.618 | 2.519 | 2.964 | 3.063 | 3.604 | 5.828 | 6.856 | 5.176 | 6.089 | ns |
|             | medium_fast | 2.913 | 3.427 | 2.376 | 2.795 | 2.898 | 3.41  | 5.725 | 6.736 | 5.072 | 5.966 | ns |
|             | fast        | 2.894 | 3.405 | 2.362 | 2.78  | 2.879 | 3.388 | 5.715 | 6.724 | 5.064 | 5.957 | ns |
| 16 mA       | slow        | 3.366 | 3.96  | 2.751 | 3.237 | 3.348 | 3.939 | 6.226 | 7.324 | 5.576 | 6.56  | ns |
|             | medium      | 3.03  | 3.565 | 2.47  | 2.906 | 3.017 | 3.55  | 5.981 | 7.036 | 5.282 | 6.214 | ns |
|             | medium_fast | 2.87  | 3.377 | 2.328 | 2.739 | 2.854 | 3.358 | 5.895 | 6.935 | 5.18  | 6.094 | ns |
|             | fast        | 2.853 | 3.357 | 2.314 | 2.723 | 2.837 | 3.338 | 5.889 | 6.929 | 5.177 | 6.09  | ns |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management).

### 2.3.7 Differential I/O Standards

Configuration of the I/O modules as a differential pair is handled by Microsemi SoC Products Group Libero software when the user instantiates a differential I/O macro in the design. Differential I/Os can also be used in conjunction with the embedded Input register (InReg), Output register (OutReg), Enable register (EnReg), and Double Data Rate registers (DDR).

#### 2.3.7.1 LVDS

Low-Voltage Differential Signaling (ANSI/TIA/EIA-644) is a high-speed, differential I/O standard.

##### Minimum and Maximum Input and Output Levels

**Table 160 • LVDS Recommended DC Operating Conditions**

| Parameter      | Symbol           | Min   | Typ | Max   | Unit | Conditions  |
|----------------|------------------|-------|-----|-------|------|-------------|
| Supply voltage | V <sub>DDI</sub> | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
| Supply voltage | V <sub>DDI</sub> | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |

**Table 161 • LVDS DC Input Voltage Specification**

| Parameter                       | Symbol               | Min | Max   | Unit | Conditions  |
|---------------------------------|----------------------|-----|-------|------|-------------|
| DC Input voltage                | V <sub>I</sub>       | 0   | 2.925 | V    | 2.5 V range |
| DC input voltage                | V <sub>I</sub>       | 0   | 3.45  | V    | 3.3 V range |
| Input current high <sup>1</sup> | I <sub>IH</sub> (DC) |     |       |      |             |
| Input current low <sup>1</sup>  | I <sub>IL</sub> (DC) |     |       |      |             |

1. See Table 24, page 22.

The following table lists the input data register propagation delays in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 219 • Input Data Register Propagation Delays**

| Parameter  | Symbol        | Measuring<br>Nodes<br>(from, to) <sup>1</sup> | -1    | -Std  | Unit |
|--|---------------|---|-------|-------|------|
| Bypass delay of the input register                           | $T_{IBYP}$    | F, G  | 0.353 | 0.415 | ns   |
| Clock-to-Q of the input register                             | $T_{ICLKQ}$   | E, G  | 0.16  | 0.188 | ns   |
| Data setup time for the input register                       | $T_{ISUD}$    | A, E  | 0.357 | 0.421 | ns   |
| Data hold time for the input register                        | $T_{IHD}$     | A, E  | 0     | 0     | ns   |
| Enable setup time for the input register                     | $T_{ISUE}$    | B, E  | 0.46  | 0.542 | ns   |
| Enable hold time for the input register                      | $T_{IHE}$     | B, E  | 0     | 0     | ns   |
| Synchronous load setup time for the input register           | $T_{ISUSL}$   | D, E  | 0.46  | 0.542 | ns   |
| Synchronous load hold time for the input register            | $T_{IHSL}$    | D, E  | 0     | 0     | ns   |
| Asynchronous clear-to-Q of the input register ( $ADn=1$ )    | $T_{IALN2Q}$  | C, G  | 0.625 | 0.735 | ns   |
| Asynchronous preset-to-Q of the input register ( $ADn=0$ )   |               | C, G  | 0.587 | 0.69  | ns   |
| Asynchronous load removal time for the input register        | $T_{IREMALN}$ | C, E  | 0     | 0     | ns   |
| Asynchronous load recovery time for the input register       | $T_{IRECALN}$ | C, E  | 0.074 | 0.087 | ns   |
| Asynchronous load minimum pulse width for the input register | $T_{IWALN}$   | C, C  | 0.304 | 0.357 | ns   |
| Clock minimum pulse width high for the input register        | $T_{ICKMPWH}$ | E, E  | 0.075 | 0.088 | ns   |
| Clock minimum pulse width low for the input register         | $T_{ICKMPWL}$ | E, E  | 0.159 | 0.187 | ns   |

1. For the derating values at specific junction temperature and voltage supply levels, see [Table 16](#), page 14 for derating values.

### 2.3.11 Global Resource Characteristics

The IGLOO2 and SmartFusion2 SoC FPGA devices offer a powerful, low skew global routing network which provides an effective clock distribution throughout the FPGA fabric. See [UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide](#) for the positions of various global routing resources.

The following table lists the 150 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 225 • 150 Device Global Resource**

| <b>Parameter</b>                  | <b>Symbol</b> | <b>-1</b>  |            | <b>-Std</b> |            | <b>Unit</b> |
|-----------------------------------|---------------|------------|------------|-------------|------------|-------------|
|                                   |               | <b>Min</b> | <b>Max</b> | <b>Min</b>  | <b>Max</b> |             |
| Input low delay for global clock  | $T_{RCKL}$    | 0.83       | 0.911      | 0.831       | 0.913      | ns          |
| Input high delay for global clock | $T_{RCKH}$    | 1.457      | 1.588      | 1.715       | 1.869      | ns          |
| Maximum skew for global clock     | $T_{RCKSW}$   |            | 0.131      |             | 0.154      | ns          |

The following table lists the 090 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 226 • 090 Device Global Resource**

| <b>Parameter</b>                  | <b>Symbol</b> | <b>-1</b>  |            | <b>-Std</b> |            | <b>Unit</b> |
|-----------------------------------|---------------|------------|------------|-------------|------------|-------------|
|                                   |               | <b>Min</b> | <b>Max</b> | <b>Min</b>  | <b>Max</b> |             |
| Input low delay for global clock  | $T_{RCKL}$    | 0.835      | 0.888      | 0.833       | 0.886      | ns          |
| Input high delay for global clock | $T_{RCKH}$    | 1.405      | 1.489      | 1.654       | 1.752      | ns          |
| Maximum skew for global clock     | $T_{RCKSW}$   |            | 0.084      |             | 0.098      | ns          |

The following table lists the 050 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 227 • 050 Device Global Resource**

| <b>Parameter</b>                  | <b>Symbol</b> | <b>-1</b>  |            | <b>-Std</b> |            | <b>Unit</b> |
|-----------------------------------|---------------|------------|------------|-------------|------------|-------------|
|                                   |               | <b>Min</b> | <b>Max</b> | <b>Min</b>  | <b>Max</b> |             |
| Input low delay for global clock  | $T_{RCKL}$    | 0.827      | 0.897      | 0.826       | 0.896      | ns          |
| Input high delay for global clock | $T_{RCKH}$    | 1.419      | 1.53       | 1.671       | 1.8        | ns          |
| Maximum skew for global clock     | $T_{RCKSW}$   |            | 0.111      |             | 0.129      | ns          |

The following table lists the 025 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 228 • 025 Device Global Resource**

| <b>Parameter</b>                  | <b>Symbol</b> | <b>-1</b>  |            | <b>-Std</b> |            | <b>Unit</b> |
|-----------------------------------|---------------|------------|------------|-------------|------------|-------------|
|                                   |               | <b>Min</b> | <b>Max</b> | <b>Min</b>  | <b>Max</b> |             |
| Input low delay for global clock  | $T_{RCKL}$    | 0.747      | 0.799      | 0.745       | 0.797      | ns          |
| Input high delay for global clock | $T_{RCKH}$    | 1.294      | 1.378      | 1.522       | 1.621      | ns          |
| Maximum skew for global clock     | $T_{RCKSW}$   |            | 0.084      |             | 0.099      | ns          |

**Table 233 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 4K × 4 (continued)**

| <b>Parameter</b>   | <b>Symbol</b>          | <b>-1</b>  |            | <b>-Std</b> |            | <b>Unit</b> |
|--|------------------------|------------|------------|-------------|------------|-------------|
|  |                        | <b>Min</b> | <b>Max</b> | <b>Min</b>  | <b>Max</b> |             |
| Pipelined clock minimum pulse width low                                | T <sub>PLCLKMPWL</sub> | 1.125      |            | 1.323       |            | ns          |
| Read access time with pipeline register                                |                        |            | 0.323      |             | 0.38       | ns          |
| Read access time without pipeline register                             | T <sub>CLK2Q</sub>     |            | 2.273      |             | 2.673      | ns          |
| Access time with feed-through write timing                             |                        |            | 1.511      |             | 1.778      | ns          |
| Address setup time   | T <sub>ADDRSU</sub>    | 0.543      |            | 0.638       |            | ns          |
| Address hold time  | T <sub>ADDRHD</sub>    | 0.274      |            | 0.322       |            | ns          |
| Data setup time  | T <sub>DSU</sub>       | 0.334      |            | 0.393       |            | ns          |
| Data hold time   | T <sub>DHD</sub>       | 0.082      |            | 0.096       |            | ns          |
| Block select setup time  | T <sub>BLKSU</sub>     | 0.207      |            | 0.244       |            | ns          |
| Block select hold time   | T <sub>BLKHD</sub>     | 0.216      |            | 0.254       |            | ns          |
| Block select to out disable time (when pipelined register is disabled) | T <sub>BLK2Q</sub>     |            | 1.511      |             | 1.778      | ns          |
| Block select minimum pulse width                                       | T <sub>BLKMPW</sub>    | 0.186      |            | 0.219       |            | ns          |
| Read enable setup time   | T <sub>RDESU</sub>     | 0.516      |            | 0.607       |            | ns          |
| Read enable hold time  | T <sub>RDEHD</sub>     | 0.071      |            | 0.083       |            | ns          |
| Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)                | T <sub>RDPLESU</sub>   | 0.248      |            | 0.291       |            | ns          |
| Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)                 | T <sub>RDPLEHD</sub>   | 0.102      |            | 0.12        |            | ns          |
| Asynchronous reset to output propagation delay                         | T <sub>R2Q</sub>       |            | 1.507      |             | 1.773      | ns          |
| Asynchronous reset removal time  | T <sub>RSTREM</sub>    | 0.506      |            | 0.595       |            | ns          |
| Asynchronous reset recovery time                                       | T <sub>RSTREC</sub>    | 0.004      |            | 0.005       |            | ns          |
| Asynchronous reset minimum pulse width                                 | T <sub>RSTMPW</sub>    | 0.301      |            | 0.354       |            | ns          |
| Pipelined register asynchronous reset removal time                     | T <sub>PLRSTREM</sub>  | -0.279     |            | -0.328      |            | ns          |
| Pipelined register asynchronous reset recovery time                    | T <sub>PLRSTREC</sub>  | 0.327      |            | 0.385       |            | ns          |
| Pipelined register asynchronous reset minimum pulse width              | T <sub>PLRSTMPW</sub>  | 0.282      |            | 0.332       |            | ns          |
| Synchronous reset setup time   | T <sub>SRSTSU</sub>    | 0.226      |            | 0.265       |            | ns          |
| Synchronous reset hold time  | T <sub>SRSTHD</sub>    | 0.036      |            | 0.043       |            | ns          |
| Write enable setup time  | T <sub>WESU</sub>      | 0.458      |            | 0.539       |            | ns          |
| Write enable hold time   | T <sub>WEHD</sub>      | 0.048      |            | 0.057       |            | ns          |
| Maximum frequency  | F <sub>MAX</sub>       |            | 400        |             | 340        | MHz         |

**Table 237 • μSRAM (RAM64x18) in 64 × 18 Mode (continued)**

| <b>Parameter</b>         | <b>Symbol</b>        | <b>-1</b>  |            | <b>-Std</b> |            | <b>Unit</b> |
|--------------------------|----------------------|------------|------------|-------------|------------|-------------|
|                          |                      | <b>Min</b> | <b>Max</b> | <b>Min</b>  | <b>Max</b> |             |
| Write address setup time | T <sub>ADDRCSU</sub> | 0.088      |            | 0.104       |            | ns          |
| Write address hold time  | T <sub>ADDRCHD</sub> | 0.128      |            | 0.15        |            | ns          |
| Write enable setup time  | T <sub>WECSU</sub>   | 0.397      |            | 0.467       |            | ns          |
| Write enable hold time   | T <sub>WECHD</sub>   | -0.026     |            | -0.03       |            | ns          |
| Maximum frequency        | F <sub>MAX</sub>     |            | 250        |             | 250        | MHz         |

The following table lists the μSRAM in 64 × 16 mode in worst commercial-case conditions when T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V.

**Table 238 • μSRAM (RAM64x16) in 64 × 16 Mode**

| <b>Parameter</b>  | <b>Symbol</b>          | <b>-1</b>  |            | <b>-Std</b> |            | <b>Unit</b> |
|---|------------------------|------------|------------|-------------|------------|-------------|
|   |                        | <b>Min</b> | <b>Max</b> | <b>Min</b>  | <b>Max</b> |             |
| Read clock period   | T <sub>CY</sub>        | 4          |            | 4           |            | ns          |
| Read clock minimum pulse width high   | T <sub>CLKMPWH</sub>   | 1.8        |            | 1.8         |            | ns          |
| Read clock minimum pulse width low  | T <sub>CLKMPWL</sub>   | 1.8        |            | 1.8         |            | ns          |
| Read pipeline clock period  | T <sub>PLCY</sub>      | 4          |            | 4           |            | ns          |
| Read pipeline clock minimum pulse width high  | T <sub>PLCLKMPWH</sub> | 1.8        |            | 1.8         |            | ns          |
| Read pipeline clock minimum pulse width low   | T <sub>PLCLKMPWL</sub> | 1.8        |            | 1.8         |            | ns          |
| Read access time with pipeline register   | T <sub>CLK2Q</sub>     |            | 0.266      |             | 0.313      | ns          |
| Read access time without pipeline register  |                        |            | 1.677      |             | 1.973      | ns          |
| Read address setup time in synchronous mode   | T <sub>ADDRSU</sub>    | 0.301      |            | 0.354       |            | ns          |
| Read address setup time in asynchronous mode  |                        | 1.856      |            | 2.184       |            | ns          |
| Read address hold time in synchronous mode  | T <sub>ADDRHD</sub>    | 0.091      |            | 0.107       |            | ns          |
| Read address hold time in asynchronous mode   |                        | -0.778     |            | -0.915      |            | ns          |
| Read enable setup time  | T <sub>RDENSU</sub>    | 0.278      |            | 0.327       |            | ns          |
| Read enable hold time   | T <sub>RDENHD</sub>    | 0.057      |            | 0.067       |            | ns          |
| Read block select setup time  | T <sub>BLKSU</sub>     | 1.839      |            | 2.163       |            | ns          |
| Read block select hold time   | T <sub>BLKHD</sub>     | -0.65      |            | -0.765      |            | ns          |
| Read block select to out disable time (when pipelined register is disabled)           | T <sub>BLK2Q</sub>     |            | 2.036      |             | 2.396      | ns          |
| Read asynchronous reset removal time (pipelined clock)                                |                        | -0.023     |            | -0.027      |            | ns          |
| Read asynchronous reset removal time (non-pipelined clock)                            | T <sub>RSTREM</sub>    | 0.046      |            | 0.054       |            | ns          |
| Read asynchronous reset recovery time (pipelined clock)                               |                        | 0.507      |            | 0.597       |            | ns          |
| Read asynchronous reset recovery time (non-pipelined clock)                           | T <sub>RSTREC</sub>    | 0.236      |            | 0.278       |            | ns          |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | T <sub>R2Q</sub>       |            | 0.835      |             | 0.983      | ns          |
| Read synchronous reset setup time   | T <sub>SRSTSU</sub>    | 0.271      |            | 0.319       |            | ns          |

**Table 240 • μSRAM (RAM128x8) in 128 × 8 Mode (continued)**

| <b>Parameter</b>  | <b>Symbol</b>         | <b>-1</b>  |            | <b>-Std</b> |            |
|---|-----------------------|------------|------------|-------------|------------|
|   |                       | <b>Min</b> | <b>Max</b> | <b>Min</b>  | <b>Max</b> |
| Read address hold time in synchronous mode  | T <sub>ADDRHD</sub>   | 0.091      | 0.107      |             | ns         |
| Read address hold time in asynchronous mode   |                       | -0.778     | -0.915     |             | ns         |
| Read enable setup time  | T <sub>RDENSU</sub>   | 0.278      | 0.327      |             | ns         |
| Read enable hold time   | T <sub>RDENHD</sub>   | 0.057      | 0.067      |             | ns         |
| Read block select setup time  | T <sub>BLKSU</sub>    | 1.839      | 2.163      |             | ns         |
| Read block select hold time   | T <sub>BLKHD</sub>    | -0.65      | -0.765     |             | ns         |
| Read block select to out disable time (when pipelined register is disabled)           | T <sub>BLK2Q</sub>    |            | 2.036      | 2.396       | ns         |
| Read asynchronous reset removal time (pipelined clock)                                |                       | -0.023     | -0.027     |             | ns         |
| Read asynchronous reset removal time (non-pipelined clock)                            | T <sub>RSTREM</sub>   | 0.046      | 0.054      |             | ns         |
| Read asynchronous reset recovery time (pipelined clock)                               |                       | 0.507      | 0.597      |             | ns         |
| Read asynchronous reset recovery time (non-pipelined clock)                           | T <sub>RSTREC</sub>   | 0.236      | 0.278      |             | ns         |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | T <sub>R2Q</sub>      |            | 0.835      | 0.982       | ns         |
| Read synchronous reset setup time   | T <sub>SRSTSU</sub>   | 0.271      | 0.319      |             | ns         |
| Read synchronous reset hold time  | T <sub>SRSTHD</sub>   | 0.061      | 0.071      |             | ns         |
| Write clock period  | T <sub>CCY</sub>      | 4          | 4          |             | ns         |
| Write clock minimum pulse width high  | T <sub>CCLKMPWH</sub> | 1.8        | 1.8        |             | ns         |
| Write clock minimum pulse width low   | T <sub>CCLKMPWL</sub> | 1.8        | 1.8        |             | ns         |
| Write block setup time  | T <sub>BLKCSU</sub>   | 0.404      | 0.476      |             | ns         |
| Write block hold time   | T <sub>BLKCHD</sub>   | 0.007      | 0.008      |             | ns         |
| Write input data setup time   | T <sub>DINCSU</sub>   | 0.115      | 0.135      |             | ns         |
| Write input data hold time  | T <sub>DINCHD</sub>   | 0.15       | 0.177      |             | ns         |
| Write address setup time  | T <sub>ADDRCSU</sub>  | 0.088      | 0.104      |             | ns         |
| Write address hold time   | T <sub>ADDRCHD</sub>  | 0.128      | 0.15       |             | ns         |
| Write enable setup time   | T <sub>WECSU</sub>    | 0.397      | 0.467      |             | ns         |
| Write enable hold time  | T <sub>WECHD</sub>    | -0.026     | -0.03      |             | ns         |
| Maximum frequency   | F <sub>MAX</sub>      |            | 250        | 250         | MHz        |

**Table 265 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric Only)**

| M2S/M2GL Device | Auto Programming<br>100 kHz | Auto Update<br>25 MHz | Programming Recovery<br>12.5 MHz | Unit |
|-----------------|-----------------------------|-----------------------|----------------------------------|------|
| 005             | 69                          | 49                    | 50                               | Sec  |
| 010             | 99                          | 57                    | 57                               | Sec  |
| 025             | 150                         | 64                    | 63                               | Sec  |
| 050             | 55 <sup>1</sup>             | Not Supported         | Not Supported                    | Sec  |
| 060             | 313                         | 105                   | 104                              | Sec  |
| 090             | 449                         | 131                   | 130                              | Sec  |
| 150             | 730                         | 179                   | 183                              | Sec  |

1. Auto programming in 050 device is done through SC\_SPI, and SPI CLK is set to 6.25 MHz.

**Table 266 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only)**


| M2S/M2GL Device | Auto Programming<br>100 kHz | Auto Update<br>25 MHz | Programming Recovery<br>12.5 MHz | Unit |
|-----------------|-----------------------------|-----------------------|----------------------------------|------|
| 005             | 63                          | 70                    | 71                               | Sec  |
| 010             | 108                         | 109                   | 109                              | Sec  |
| 025             | 109                         | 107                   | 108                              | Sec  |
| 050             | 107                         | Not Supported         | Not Supported                    | Sec  |
| 060             | 100                         | 108                   | 108                              | Sec  |
| 090             | 176                         | 184                   | 184                              | Sec  |
| 150             | 183                         | 183                   | 183                              | Sec  |


**Table 267 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric and eNVM)**

| M2S/M2GL Device | Auto Programming<br>100 kHz | Auto Update<br>25 MHz | Programming Recovery<br>12.5 MHz | Unit |
|-----------------|-----------------------------|-----------------------|----------------------------------|------|
| 005             | 109                         | 89                    | 88                               | Sec  |
| 010             | 183                         | 135                   | 135                              | Sec  |
| 025             | 251                         | 142                   | 143                              | Sec  |
| 050             | 134                         | Not Supported         | Not Supported                    | Sec  |
| 060             | 390                         | 183                   | 180                              | Sec  |
| 090             | 604                         | 283                   | 282                              | Sec  |
| 150             | 889                         | 331                   | 332                              | Sec  |

**Table 291 • DEVRST\_N to Functional Times for SmartFusion2 (continued)**

| <b>Symbol</b>              | <b>From</b> | <b>To</b>             | <b>Description</b>                                       | <b>Maximum Power-up to Functional Time for SmartFusion2 (uS)</b> |            |            |            |            |            |            |  |
|----------------------------|-------------|-----------------------|--|--|------------|------------|------------|------------|------------|------------|--|
|                            |             |                       |  | <b>005</b>   | <b>010</b> | <b>025</b> | <b>050</b> | <b>060</b> | <b>090</b> | <b>150</b> |  |
| T <sub>DEVRST2POR</sub>    | DEVRST_N    | POWER_O_N_RESET_N     | V <sub>DD</sub> at its minimum threshold level to fabric | 233  | 289        | 216        | 213        | 237        | 234        | 219        |  |
| T <sub>DEVRST2MSSRST</sub> | DEVRST_N    | MSS_RESET_N_M2F       | V <sub>DD</sub> at its minimum threshold level to MSS    | 702  | 765        | 712        | 688        | 636        | 630        | 866        |  |
| T <sub>DEVRST2WPU</sub>    | DEVRST_N    | DDRIO Inbuf weak pull | DEVRST_N to Inbuf weak pull                              | 208  | 202        | 197        | 193        | 216        | 215        | 215        |  |
|                            | DEVRST_N    | MSIO Inbuf weak pull  | DEVRST_N to Inbuf weak pull                              | 208  | 202        | 197        | 193        | 216        | 215        | 215        |  |
|                            | DEVRST_N    | MSIOD Inbuf weak pull | DEVRST_N to Inbuf weak pull                              | 208  | 202        | 197        | 193        | 216        | 215        | 215        |  |

**Figure 19 • DEVRST\_N to Functional Timing Diagram for SmartFusion2**

**Figure 20 • DEVRST\_N to Functional Timing Diagram for IGLOO2**

### 2.3.27 Flash\*Freeze Timing Characteristics

The following table lists the Flash\*Freeze entry and exit times in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 293 • Flash\*Freeze Entry and Exit Times**

| Parameter  | Symbol    | Entry/Exit Timing<br>FCLK = 100MHz |     | Entry/Exit<br>Timing<br>FCLK = 3 MHz |      |   |
|--|-----------|------------------------------------|-----|--------------------------------------|------|---|
|  |           | 150                                | 050 | All Devices                          | Unit | Conditions  |
| Entry time                                       | TFF_ENTRY | 160                                | 150 | 320                                  | μs   | eNVM and MSS/HPMS PLL = ON  |
|  |           | 215                                | 200 | 430                                  | μs   | eNVM and MSS/HPMS PLL = OFF   |
| Exit time with<br>respect to the<br>MSS PLL Lock | TFF_EXIT  | 100                                | 100 | 140                                  | μs   | eNVM and MSS/HPMS PLL = ON during F*F   |
|  |           | 136                                | 120 | 190                                  | μs   | eNVM = ON and MSS/HPMS PLL = OFF during F*F and MSS/HPMS PLL turned back on at exit |
|  |           | 200                                | 200 | 285                                  | μs   | eNVM and MSS/HPMS PLL = OFF during F*F and both are turned back on at exit          |
|  |           | 200                                | 200 | 285                                  | μs   | eNVM = OFF and MSS/HPMS PLL = ON during F*F and eNVM turned back on at exit         |

**Table 303 • I<sup>2</sup>C Characteristics (continued)**


| Parameter  | Symbol            | Min | Typ | Max | Unit | Conditions    |
|--|-------------------|-----|-----|-----|------|---------------|
| Maximum data rate  | D <sub>MAX</sub>  |     |     | 400 | Kbps | Fast mode     |
|  |                   |     |     | 100 | Kbps | Standard mode |
| Pulse width of spikes which must be suppressed by the input filter | T <sub>FILT</sub> | 50  |     | ns  |      | Fast mode     |

1. These values are provided for MSIO Bank–LVTTL 8 mA Low Drive at 25 °C, typical conditions. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the SoC Products Group website: <http://www.microsemi.com/soc/download/ibis/default.aspx>.
2. These maximum values are provided for information only. Minimum output buffer resistance values depend on V<sub>DDIx</sub>, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the SoC Products Group website: <http://www.microsemi.com/soc/download/ibis/default.aspx>.
3. R(PULL-DOWN-MAX) = (VOLspec)/IOLspec.
4. R(PULL-UP-MAX) = (VDDImax–VOHspec)/IOHspec.

The following table lists the I<sup>2</sup>C switching characteristics in worst-case industrial conditions when T<sub>J</sub> = 100 °C, V<sub>DD</sub> = 1.14 V

**Table 304 • I<sup>2</sup>C Switching Characteristics**

| Parameter                             | Symbol              | -1  |     | Std         |
|---------------------------------------|---------------------|-----|-----|-------------|
|                                       |                     | Min | Min | Unit        |
| Low period of I <sup>2</sup> C_x_SCL  | T <sub>LOW</sub>    | 1   | 1   | PCLK cycles |
| High period of I <sup>2</sup> C_x_SCL | T <sub>HIGH</sub>   | 1   | 1   | PCLK cycles |
| START hold time                       | T <sub>HD;STA</sub> | 1   | 1   | PCLK cycles |
| START setup time                      | T <sub>SU;STA</sub> | 1   | 1   | PCLK cycles |
| DATA hold time                        | T <sub>HD;DAT</sub> | 1   | 1   | PCLK cycles |
| DATA setup time                       | T <sub>SU;DAT</sub> | 1   | 1   | PCLK cycles |
| STOP setup time                       | T <sub>SU;STO</sub> | 1   | 1   | PCLK cycles |

**Figure 21 • I<sup>2</sup>C Timing Parameter Definition**

**Table 305 • SPI Characteristics for All Devices (continued)**

| Symbol   | Description   | Min                            | Typ   | Max | Unit | Conditions  |
|--|---|--------------------------------|-------|-----|------|---|
| sp5  | SPI_[0 1]_CLK, SPI_[0 1]_DO,<br>SPI_[0 1]_SS fall time (10%–<br>90%) <sup>1</sup> |                                | 2.906 |     | ns   | IO Configuration:<br>LVC MOS 2.5 V-8 mA<br>AC Loading: 35 pF<br>Test Conditions:<br>Typical Voltage,<br>25 °C |
| SPI master configuration (applicable for 005, 010, 025, and 050 devices) |   |                                |       |     |      |   |
| sp6m   | SPI_[0 1]_DO setup time <sup>2</sup>  | (SPI_x_CLK_period/2) – 8.0     |       |     | ns   |   |
| sp7m   | SPI_[0 1]_DO hold time <sup>2</sup>   | (SPI_x_CLK_period/2) – 2.5     |       |     | ns   |   |
| sp8m   | SPI_[0 1]_DI setup time <sup>2</sup>  | 12                             |       |     | ns   |   |
| sp9m   | SPI_[0 1]_DI hold time <sup>2</sup>   | 2.5                            |       |     | ns   |   |
| SPI slave configuration (applicable for 005, 010, 025, and 050 devices)  |   |                                |       |     |      |   |
| sp6s   | SPI_[0 1]_DO setup time <sup>2</sup>  | (SPI_x_CLK_period/2) –<br>17.0 |       |     | ns   |   |
| sp7s   | SPI_[0 1]_DO hold time <sup>2</sup>   | (SPI_x_CLK_period/2) + 3.0     |       |     | ns   |   |
| sp8s   | SPI_[0 1]_DI setup time <sup>2</sup>  | 2                              |       |     | ns   |   |
| sp9s   | SPI_[0 1]_DI hold time <sup>2</sup>   | 7                              |       |     | ns   |   |
| SPI master configuration (applicable for 060, 090, and 150 devices)      |   |                                |       |     |      |   |
| sp6m   | SPI_[0 1]_DO setup time <sup>2</sup>  | (SPI_x_CLK_period/2) – 7.0     |       |     | ns   |   |
| sp7m   | SPI_[0 1]_DO hold time <sup>2</sup>   | (SPI_x_CLK_period/2) – 9.5     |       |     | ns   |   |
| sp8m   | SPI_[0 1]_DI setup time <sup>2</sup>  | 15                             |       |     | ns   |   |
| sp9m   | SPI_[0 1]_DI hold time <sup>2</sup>   | –2.5                           |       |     | ns   |   |
| SPI slave configuration (applicable for 060, 090, and 150 devices)       |   |                                |       |     |      |   |
| sp6s   | SPI_[0 1]_DO setup time <sup>2</sup>  | (SPI_x_CLK_period/2) –<br>16.0 |       |     | ns   |   |
| sp7s   | SPI_[0 1]_DO hold time <sup>2</sup>   | (SPI_x_CLK_period/2) - 3.5     |       |     | ns   |   |
| sp8s   | SPI_[0 1]_DI setup time <sup>2</sup>  | 3                              |       |     | ns   |   |
| sp9s   | SPI_[0 1]_DI hold time <sup>2</sup>   | 2.5                            |       |     | ns   |   |

- For specific Rise/Fall Times board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Microsemi SoC Products Group website: <http://www.microsemi.com/soc/download/ibis/default.aspx>.
- For allowable pclk configurations, see Serial Peripheral Interface Controller section in the *UG0331: SmartFusion2 Microcontroller Subsystem User Guide*.

### 2.3.34 MMUART Characteristics

The following table lists the MMUART characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 308 • MMUART Characteristics**

| Parameter       | Description  | -1     | -Std  | Unit |
|-----------------|--|--------|-------|------|
| FMMUART_REF_CLK | Internally sourced MMUART reference clock frequency. | 166    | 142   | MHz  |
| BAUDMMUARTTx    | Maximum transmit baud rate                           | 10.375 | 8.875 | Mbps |
| BAUDMMUARTRx    | Maximum receive baud rate                            | 10.375 | 8.875 | Mbps |

### 2.3.35 IGLOO2 Specifications

#### 2.3.35.1 HPMS Clock Frequency

The following table lists the maximum frequency for HPMS main clock in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 309 • Maximum Frequency for HPMS Main Clock**

| Symbol   | Description                               | -1  | -Std | Unit |
|----------|---|-----|------|------|
| HPMS_CLK | Maximum frequency for the HPMS main clock | 166 | 142  | MHz  |

#### 2.3.35.2 IGLOO2 Serial Peripheral Interface (SPI) Characteristics

This section describes the DC and switching of the SPI interface. Unless otherwise noted, all output characteristics given are for a 35 pF load on the pins and all sequential timing characteristics are related to SPI\_0\_CLK. For timing parameter definitions, see [Figure 23](#), page 131.

The following table lists the SPI characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 310 • SPI Characteristics for All Devices**

| Symbol  | Description                                  | Min  | Typ | Max | Unit | Conditions |
|---------|--|------|-----|-----|------|------------|
| SPIFMAX | Maximum operating frequency of SPI interface |      |     | 20  | MHz  |            |
| sp1     | SPI_[0 1]_CLK minimum period                 |      |     |     |      |            |
|         | SPI_[0 1]_CLK = PCLK/2                       | 12   |     |     | ns   |            |
|         | SPI_[0 1]_CLK = PCLK/4                       | 24.1 |     |     | ns   |            |
|         | SPI_[0 1]_CLK = PCLK/8                       | 48.2 |     |     | ns   |            |
|         | SPI_[0 1]_CLK = PCLK/16                      | 0.1  |     |     | μs   |            |
|         | SPI_[0 1]_CLK = PCLK/32                      | 0.19 |     |     | μs   |            |
|         | SPI_[0 1]_CLK = PCLK/64                      | 0.39 |     |     | μs   |            |
|         | SPI_[0 1]_CLK = PCLK/128                     | 0.77 |     |     | μs   |            |